APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS

An apparatus and method is described herein for conditionally committing and/or speculative checkpointing transactions, which potentially results in dynamic resizing of transactions. During dynamic optimization of binary code, transactions are inserted to provide memory ordering safeguards, which en...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRETERNITZ Jr., Mauricio, WU, Youfeng, WANG, Cheng, BORIN, Edson, HU, Shiliang, LIU, Wei
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRETERNITZ Jr., Mauricio
WU, Youfeng
WANG, Cheng
BORIN, Edson
HU, Shiliang
LIU, Wei
description An apparatus and method is described herein for conditionally committing and/or speculative checkpointing transactions, which potentially results in dynamic resizing of transactions. During dynamic optimization of binary code, transactions are inserted to provide memory ordering safeguards, which enables a dynamic optimizer to more aggressively optimize code. And the conditional commit enables efficient execution of the dynamic optimization code, while attempting to prevent transactions from running out of hardware resources. While the speculative checkpoints enable quick and efficient recovery upon abort of a transaction. Processor hardware is adapted to support dynamic resizing of the transactions, such as including decoders that recognize a conditional commit instruction, a speculative checkpoint instruction, or both. And processor hardware is further adapted to perform operations to support conditional commit or speculative checkpointing in response to decoding such instructions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2619655B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2619655B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2619655B13</originalsourceid><addsrcrecordid>eNqNjEEKgkAUQN20iOoO_wC2qFBo-XW-OTHOyPwvoRuJmFZRgp2gk2fUAVo9HjzePHphXaNHaTiGiqR0Kga0CrhloQoK50G1FiudozEtuFp0pTttD5A7RdCINl9FdWxYMDME4tEy5qKdBdYdMWTIpGDSEr06oScw00bwk_Ayml3PtzGsflxEUJDk5ToMjz6Mw_kS7uHZU71NN_s0SbLN7o_kDaFPPMU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS</title><source>esp@cenet</source><creator>BRETERNITZ Jr., Mauricio ; WU, Youfeng ; WANG, Cheng ; BORIN, Edson ; HU, Shiliang ; LIU, Wei</creator><creatorcontrib>BRETERNITZ Jr., Mauricio ; WU, Youfeng ; WANG, Cheng ; BORIN, Edson ; HU, Shiliang ; LIU, Wei</creatorcontrib><description>An apparatus and method is described herein for conditionally committing and/or speculative checkpointing transactions, which potentially results in dynamic resizing of transactions. During dynamic optimization of binary code, transactions are inserted to provide memory ordering safeguards, which enables a dynamic optimizer to more aggressively optimize code. And the conditional commit enables efficient execution of the dynamic optimization code, while attempting to prevent transactions from running out of hardware resources. While the speculative checkpoints enable quick and efficient recovery upon abort of a transaction. Processor hardware is adapted to support dynamic resizing of the transactions, such as including decoders that recognize a conditional commit instruction, a speculative checkpoint instruction, or both. And processor hardware is further adapted to perform operations to support conditional commit or speculative checkpointing in response to decoding such instructions.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20171108&amp;DB=EPODOC&amp;CC=EP&amp;NR=2619655B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20171108&amp;DB=EPODOC&amp;CC=EP&amp;NR=2619655B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRETERNITZ Jr., Mauricio</creatorcontrib><creatorcontrib>WU, Youfeng</creatorcontrib><creatorcontrib>WANG, Cheng</creatorcontrib><creatorcontrib>BORIN, Edson</creatorcontrib><creatorcontrib>HU, Shiliang</creatorcontrib><creatorcontrib>LIU, Wei</creatorcontrib><title>APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS</title><description>An apparatus and method is described herein for conditionally committing and/or speculative checkpointing transactions, which potentially results in dynamic resizing of transactions. During dynamic optimization of binary code, transactions are inserted to provide memory ordering safeguards, which enables a dynamic optimizer to more aggressively optimize code. And the conditional commit enables efficient execution of the dynamic optimization code, while attempting to prevent transactions from running out of hardware resources. While the speculative checkpoints enable quick and efficient recovery upon abort of a transaction. Processor hardware is adapted to support dynamic resizing of the transactions, such as including decoders that recognize a conditional commit instruction, a speculative checkpoint instruction, or both. And processor hardware is further adapted to perform operations to support conditional commit or speculative checkpointing in response to decoding such instructions.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKgkAUQN20iOoO_wC2qFBo-XW-OTHOyPwvoRuJmFZRgp2gk2fUAVo9HjzePHphXaNHaTiGiqR0Kga0CrhloQoK50G1FiudozEtuFp0pTttD5A7RdCINl9FdWxYMDME4tEy5qKdBdYdMWTIpGDSEr06oScw00bwk_Ayml3PtzGsflxEUJDk5ToMjz6Mw_kS7uHZU71NN_s0SbLN7o_kDaFPPMU</recordid><startdate>20171108</startdate><enddate>20171108</enddate><creator>BRETERNITZ Jr., Mauricio</creator><creator>WU, Youfeng</creator><creator>WANG, Cheng</creator><creator>BORIN, Edson</creator><creator>HU, Shiliang</creator><creator>LIU, Wei</creator><scope>EVB</scope></search><sort><creationdate>20171108</creationdate><title>APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS</title><author>BRETERNITZ Jr., Mauricio ; WU, Youfeng ; WANG, Cheng ; BORIN, Edson ; HU, Shiliang ; LIU, Wei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2619655B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BRETERNITZ Jr., Mauricio</creatorcontrib><creatorcontrib>WU, Youfeng</creatorcontrib><creatorcontrib>WANG, Cheng</creatorcontrib><creatorcontrib>BORIN, Edson</creatorcontrib><creatorcontrib>HU, Shiliang</creatorcontrib><creatorcontrib>LIU, Wei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRETERNITZ Jr., Mauricio</au><au>WU, Youfeng</au><au>WANG, Cheng</au><au>BORIN, Edson</au><au>HU, Shiliang</au><au>LIU, Wei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS</title><date>2017-11-08</date><risdate>2017</risdate><abstract>An apparatus and method is described herein for conditionally committing and/or speculative checkpointing transactions, which potentially results in dynamic resizing of transactions. During dynamic optimization of binary code, transactions are inserted to provide memory ordering safeguards, which enables a dynamic optimizer to more aggressively optimize code. And the conditional commit enables efficient execution of the dynamic optimization code, while attempting to prevent transactions from running out of hardware resources. While the speculative checkpoints enable quick and efficient recovery upon abort of a transaction. Processor hardware is adapted to support dynamic resizing of the transactions, such as including decoders that recognize a conditional commit instruction, a speculative checkpoint instruction, or both. And processor hardware is further adapted to perform operations to support conditional commit or speculative checkpointing in response to decoding such instructions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP2619655B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title APPARATUS, METHOD, AND SYSTEM FOR DYNAMICALLY OPTIMIZING CODE UTILIZING ADJUSTABLE TRANSACTION SIZES BASED ON HARDWARE LIMITATIONS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T23%3A34%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRETERNITZ%20Jr.,%20Mauricio&rft.date=2017-11-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2619655B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true