Leadframe and method for packaging semiconductor die
In one embodiment, a method is provided for packaging a semiconductor die. A leadframe having a die-pad and one or more lead-pads is placed (502) on an assembly surface. The die-pad has a base portion (202) resting on the assembly surface, an upper portion (204) on the base portion extending lateral...
Gespeichert in:
Hauptverfasser: | , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Walczyk, Sven Wong, Fei-Ying Umali, Pompeo Tsang, Paul Pang Hing Lee, SteveChiFai Boettcher, Tim Groenhuis, Roelf Anco Jacob Rohrmoser, Bernd Noren, Markus Bjoern Erik |
description | In one embodiment, a method is provided for packaging a semiconductor die. A leadframe having a die-pad and one or more lead-pads is placed (502) on an assembly surface. The die-pad has a base portion (202) resting on the assembly surface, an upper portion (204) on the base portion extending laterally from the base portion, and a support arm (208) extending from and supporting the upper portion of die-pad. A semiconductor die (206) is wirebonded (504) to a top surface of the upper portion of the die-pad. The semiconductor die is wirebonded (506) to the one or more lead-pads (210). The semiconductor die and leadframe are encased (508) in a package material (802). The package material fills a space between the upper portion of the die-pad and the assembly surface. A portion of the support arm located in a cutting lane is removed (512). |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2523211B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2523211B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2523211B13</originalsourceid><addsrcrecordid>eNrjZDDxSU1MSStKzE1VSMxLUchNLcnIT1FIyy9SKEhMzk5Mz8xLVyhOzc1Mzs9LKU0uAYqnZKbyMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjUYqDO1LzUknjXACNTI2MjQ0MnQ2MilAAAx7UsNw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Leadframe and method for packaging semiconductor die</title><source>esp@cenet</source><creator>Walczyk, Sven ; Wong, Fei-Ying ; Umali, Pompeo ; Tsang, Paul Pang Hing ; Lee, SteveChiFai ; Boettcher, Tim ; Groenhuis, Roelf Anco Jacob ; Rohrmoser, Bernd ; Noren, Markus Bjoern Erik</creator><creatorcontrib>Walczyk, Sven ; Wong, Fei-Ying ; Umali, Pompeo ; Tsang, Paul Pang Hing ; Lee, SteveChiFai ; Boettcher, Tim ; Groenhuis, Roelf Anco Jacob ; Rohrmoser, Bernd ; Noren, Markus Bjoern Erik</creatorcontrib><description>In one embodiment, a method is provided for packaging a semiconductor die. A leadframe having a die-pad and one or more lead-pads is placed (502) on an assembly surface. The die-pad has a base portion (202) resting on the assembly surface, an upper portion (204) on the base portion extending laterally from the base portion, and a support arm (208) extending from and supporting the upper portion of die-pad. A semiconductor die (206) is wirebonded (504) to a top surface of the upper portion of the die-pad. The semiconductor die is wirebonded (506) to the one or more lead-pads (210). The semiconductor die and leadframe are encased (508) in a package material (802). The package material fills a space between the upper portion of the die-pad and the assembly surface. A portion of the support arm located in a cutting lane is removed (512).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191023&DB=EPODOC&CC=EP&NR=2523211B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191023&DB=EPODOC&CC=EP&NR=2523211B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Walczyk, Sven</creatorcontrib><creatorcontrib>Wong, Fei-Ying</creatorcontrib><creatorcontrib>Umali, Pompeo</creatorcontrib><creatorcontrib>Tsang, Paul Pang Hing</creatorcontrib><creatorcontrib>Lee, SteveChiFai</creatorcontrib><creatorcontrib>Boettcher, Tim</creatorcontrib><creatorcontrib>Groenhuis, Roelf Anco Jacob</creatorcontrib><creatorcontrib>Rohrmoser, Bernd</creatorcontrib><creatorcontrib>Noren, Markus Bjoern Erik</creatorcontrib><title>Leadframe and method for packaging semiconductor die</title><description>In one embodiment, a method is provided for packaging a semiconductor die. A leadframe having a die-pad and one or more lead-pads is placed (502) on an assembly surface. The die-pad has a base portion (202) resting on the assembly surface, an upper portion (204) on the base portion extending laterally from the base portion, and a support arm (208) extending from and supporting the upper portion of die-pad. A semiconductor die (206) is wirebonded (504) to a top surface of the upper portion of the die-pad. The semiconductor die is wirebonded (506) to the one or more lead-pads (210). The semiconductor die and leadframe are encased (508) in a package material (802). The package material fills a space between the upper portion of the die-pad and the assembly surface. A portion of the support arm located in a cutting lane is removed (512).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDxSU1MSStKzE1VSMxLUchNLcnIT1FIyy9SKEhMzk5Mz8xLVyhOzc1Mzs9LKU0uAYqnZKbyMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjUYqDO1LzUknjXACNTI2MjQ0MnQ2MilAAAx7UsNw</recordid><startdate>20191023</startdate><enddate>20191023</enddate><creator>Walczyk, Sven</creator><creator>Wong, Fei-Ying</creator><creator>Umali, Pompeo</creator><creator>Tsang, Paul Pang Hing</creator><creator>Lee, SteveChiFai</creator><creator>Boettcher, Tim</creator><creator>Groenhuis, Roelf Anco Jacob</creator><creator>Rohrmoser, Bernd</creator><creator>Noren, Markus Bjoern Erik</creator><scope>EVB</scope></search><sort><creationdate>20191023</creationdate><title>Leadframe and method for packaging semiconductor die</title><author>Walczyk, Sven ; Wong, Fei-Ying ; Umali, Pompeo ; Tsang, Paul Pang Hing ; Lee, SteveChiFai ; Boettcher, Tim ; Groenhuis, Roelf Anco Jacob ; Rohrmoser, Bernd ; Noren, Markus Bjoern Erik</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2523211B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Walczyk, Sven</creatorcontrib><creatorcontrib>Wong, Fei-Ying</creatorcontrib><creatorcontrib>Umali, Pompeo</creatorcontrib><creatorcontrib>Tsang, Paul Pang Hing</creatorcontrib><creatorcontrib>Lee, SteveChiFai</creatorcontrib><creatorcontrib>Boettcher, Tim</creatorcontrib><creatorcontrib>Groenhuis, Roelf Anco Jacob</creatorcontrib><creatorcontrib>Rohrmoser, Bernd</creatorcontrib><creatorcontrib>Noren, Markus Bjoern Erik</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Walczyk, Sven</au><au>Wong, Fei-Ying</au><au>Umali, Pompeo</au><au>Tsang, Paul Pang Hing</au><au>Lee, SteveChiFai</au><au>Boettcher, Tim</au><au>Groenhuis, Roelf Anco Jacob</au><au>Rohrmoser, Bernd</au><au>Noren, Markus Bjoern Erik</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Leadframe and method for packaging semiconductor die</title><date>2019-10-23</date><risdate>2019</risdate><abstract>In one embodiment, a method is provided for packaging a semiconductor die. A leadframe having a die-pad and one or more lead-pads is placed (502) on an assembly surface. The die-pad has a base portion (202) resting on the assembly surface, an upper portion (204) on the base portion extending laterally from the base portion, and a support arm (208) extending from and supporting the upper portion of die-pad. A semiconductor die (206) is wirebonded (504) to a top surface of the upper portion of the die-pad. The semiconductor die is wirebonded (506) to the one or more lead-pads (210). The semiconductor die and leadframe are encased (508) in a package material (802). The package material fills a space between the upper portion of the die-pad and the assembly surface. A portion of the support arm located in a cutting lane is removed (512).</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP2523211B1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Leadframe and method for packaging semiconductor die |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T06%3A46%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Walczyk,%20Sven&rft.date=2019-10-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2523211B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |