HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS
An assembly including a main wafer having a body with a front side and a back side and a plurality of blind electrical vias terminating above the back side, and a handler wafer, is obtained. A step includes exposing the blind electrical vias to various heights on the back side. Another step involves...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LOFARO, MICHAEL, FRANCIS ANDRY, PAUL, STEPHEN SPROGIS, EDMUND, JURIS COTTE, JOHN, MICHAEL TORNELLO, JAMES, ANTHONY TSANG, CORNELIA, KANG-I |
| description | An assembly including a main wafer having a body with a front side and a back side and a plurality of blind electrical vias terminating above the back side, and a handler wafer, is obtained. A step includes exposing the blind electrical vias to various heights on the back side. Another step involves applying a first chemical mechanical polish process to the back side, to open any of the surrounding insulator adjacent the end regions of the cores remaining after the exposing step, and to co-planarize the via conductive cores, the surrounding insulator adjacent the side regions of the cores, and the body of the main wafer. Further steps include etching the back side to produce a uniform standoff height of each of the vias across the back side; depositing a dielectric across the back side; and applying a second chemical mechanical polish process to the back side. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2345070A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2345070A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2345070A13</originalsourceid><addsrcrecordid>eNrjZHD08HT30I30dPVxUfB1DfHwd1Hwd1NwjQjwD_b0c1dw9HNRcPb3C3F0DgFxQzyC_EOB6oM9fTyBwgphno7BPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3jXAyNjE1MDcwNHQmAglAHdoKnA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS</title><source>esp@cenet</source><creator>LOFARO, MICHAEL, FRANCIS ; ANDRY, PAUL, STEPHEN ; SPROGIS, EDMUND, JURIS ; COTTE, JOHN, MICHAEL ; TORNELLO, JAMES, ANTHONY ; TSANG, CORNELIA, KANG-I</creator><creatorcontrib>LOFARO, MICHAEL, FRANCIS ; ANDRY, PAUL, STEPHEN ; SPROGIS, EDMUND, JURIS ; COTTE, JOHN, MICHAEL ; TORNELLO, JAMES, ANTHONY ; TSANG, CORNELIA, KANG-I</creatorcontrib><description>An assembly including a main wafer having a body with a front side and a back side and a plurality of blind electrical vias terminating above the back side, and a handler wafer, is obtained. A step includes exposing the blind electrical vias to various heights on the back side. Another step involves applying a first chemical mechanical polish process to the back side, to open any of the surrounding insulator adjacent the end regions of the cores remaining after the exposing step, and to co-planarize the via conductive cores, the surrounding insulator adjacent the side regions of the cores, and the body of the main wafer. Further steps include etching the back side to produce a uniform standoff height of each of the vias across the back side; depositing a dielectric across the back side; and applying a second chemical mechanical polish process to the back side.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110720&DB=EPODOC&CC=EP&NR=2345070A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110720&DB=EPODOC&CC=EP&NR=2345070A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LOFARO, MICHAEL, FRANCIS</creatorcontrib><creatorcontrib>ANDRY, PAUL, STEPHEN</creatorcontrib><creatorcontrib>SPROGIS, EDMUND, JURIS</creatorcontrib><creatorcontrib>COTTE, JOHN, MICHAEL</creatorcontrib><creatorcontrib>TORNELLO, JAMES, ANTHONY</creatorcontrib><creatorcontrib>TSANG, CORNELIA, KANG-I</creatorcontrib><title>HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS</title><description>An assembly including a main wafer having a body with a front side and a back side and a plurality of blind electrical vias terminating above the back side, and a handler wafer, is obtained. A step includes exposing the blind electrical vias to various heights on the back side. Another step involves applying a first chemical mechanical polish process to the back side, to open any of the surrounding insulator adjacent the end regions of the cores remaining after the exposing step, and to co-planarize the via conductive cores, the surrounding insulator adjacent the side regions of the cores, and the body of the main wafer. Further steps include etching the back side to produce a uniform standoff height of each of the vias across the back side; depositing a dielectric across the back side; and applying a second chemical mechanical polish process to the back side.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD08HT30I30dPVxUfB1DfHwd1Hwd1NwjQjwD_b0c1dw9HNRcPb3C3F0DgFxQzyC_EOB6oM9fTyBwgphno7BPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3jXAyNjE1MDcwNHQmAglAHdoKnA</recordid><startdate>20110720</startdate><enddate>20110720</enddate><creator>LOFARO, MICHAEL, FRANCIS</creator><creator>ANDRY, PAUL, STEPHEN</creator><creator>SPROGIS, EDMUND, JURIS</creator><creator>COTTE, JOHN, MICHAEL</creator><creator>TORNELLO, JAMES, ANTHONY</creator><creator>TSANG, CORNELIA, KANG-I</creator><scope>EVB</scope></search><sort><creationdate>20110720</creationdate><title>HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS</title><author>LOFARO, MICHAEL, FRANCIS ; ANDRY, PAUL, STEPHEN ; SPROGIS, EDMUND, JURIS ; COTTE, JOHN, MICHAEL ; TORNELLO, JAMES, ANTHONY ; TSANG, CORNELIA, KANG-I</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2345070A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2011</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LOFARO, MICHAEL, FRANCIS</creatorcontrib><creatorcontrib>ANDRY, PAUL, STEPHEN</creatorcontrib><creatorcontrib>SPROGIS, EDMUND, JURIS</creatorcontrib><creatorcontrib>COTTE, JOHN, MICHAEL</creatorcontrib><creatorcontrib>TORNELLO, JAMES, ANTHONY</creatorcontrib><creatorcontrib>TSANG, CORNELIA, KANG-I</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LOFARO, MICHAEL, FRANCIS</au><au>ANDRY, PAUL, STEPHEN</au><au>SPROGIS, EDMUND, JURIS</au><au>COTTE, JOHN, MICHAEL</au><au>TORNELLO, JAMES, ANTHONY</au><au>TSANG, CORNELIA, KANG-I</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS</title><date>2011-07-20</date><risdate>2011</risdate><abstract>An assembly including a main wafer having a body with a front side and a back side and a plurality of blind electrical vias terminating above the back side, and a handler wafer, is obtained. A step includes exposing the blind electrical vias to various heights on the back side. Another step involves applying a first chemical mechanical polish process to the back side, to open any of the surrounding insulator adjacent the end regions of the cores remaining after the exposing step, and to co-planarize the via conductive cores, the surrounding insulator adjacent the side regions of the cores, and the body of the main wafer. Further steps include etching the back side to produce a uniform standoff height of each of the vias across the back side; depositing a dielectric across the back side; and applying a second chemical mechanical polish process to the back side.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP2345070A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | HIGH-YIELD METHOD OF EXPOSING AND CONTACTING THROUGH-SILICON VIAS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T06%3A07%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LOFARO,%20MICHAEL,%20FRANCIS&rft.date=2011-07-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2345070A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |