Level translator for converting a signal to a predetermined voltage range

A level translator for translating a digital signal from a first voltage level to another voltage level having a higher voltage assigned to the high state of the signal comprises a latch and a pair of N-MOS transistors being coupled to the latch. This design is improved in that the N-MOS transistors...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	ARSLAN, EROL, BAJDECHI, OVIDIU
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	ARSLAN, EROL BAJDECHI, OVIDIU
description	A level translator for translating a digital signal from a first voltage level to another voltage level having a higher voltage assigned to the high state of the signal comprises a latch and a pair of N-MOS transistors being coupled to the latch. This design is improved in that the N-MOS transistors are native thick oxide N-MOS transistors, each having a thin oxide layer N-MOS transistor coupled to native thick oxide transistors for reducing leakage current and improving speed in the transient state.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1814224A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1814224A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1814224A33</originalsourceid><addsrcrecordid>eNrjZPD0SS1LzVEoKUrMK85JLMkvUkgD4uT8vLLUopLMvHSFRIXizPS8RKCSfCC7oCg1JbUktSg3My81RaEsP6ckMT1VAag5PZWHgTUtMac4lRdKczMouLmGOHvophbkx6cWFyQmp-allsS7BhhaGJoYGZk4GhsToQQAicI0Wg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Level translator for converting a signal to a predetermined voltage range</title><source>esp@cenet</source><creator>ARSLAN, EROL ; BAJDECHI, OVIDIU</creator><creatorcontrib>ARSLAN, EROL ; BAJDECHI, OVIDIU</creatorcontrib><description>A level translator for translating a digital signal from a first voltage level to another voltage level having a higher voltage assigned to the high state of the signal comprises a latch and a pair of N-MOS transistors being coupled to the latch. This design is improved in that the N-MOS transistors are native thick oxide N-MOS transistors, each having a thin oxide layer N-MOS transistor coupled to native thick oxide transistors for reducing leakage current and improving speed in the transient state.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090805&DB=EPODOC&CC=EP&NR=1814224A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090805&DB=EPODOC&CC=EP&NR=1814224A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARSLAN, EROL</creatorcontrib><creatorcontrib>BAJDECHI, OVIDIU</creatorcontrib><title>Level translator for converting a signal to a predetermined voltage range</title><description>A level translator for translating a digital signal from a first voltage level to another voltage level having a higher voltage assigned to the high state of the signal comprises a latch and a pair of N-MOS transistors being coupled to the latch. This design is improved in that the N-MOS transistors are native thick oxide N-MOS transistors, each having a thin oxide layer N-MOS transistor coupled to native thick oxide transistors for reducing leakage current and improving speed in the transient state.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD0SS1LzVEoKUrMK85JLMkvUkgD4uT8vLLUopLMvHSFRIXizPS8RKCSfCC7oCg1JbUktSg3My81RaEsP6ckMT1VAag5PZWHgTUtMac4lRdKczMouLmGOHvophbkx6cWFyQmp-allsS7BhhaGJoYGZk4GhsToQQAicI0Wg</recordid><startdate>20090805</startdate><enddate>20090805</enddate><creator>ARSLAN, EROL</creator><creator>BAJDECHI, OVIDIU</creator><scope>EVB</scope></search><sort><creationdate>20090805</creationdate><title>Level translator for converting a signal to a predetermined voltage range</title><author>ARSLAN, EROL ; BAJDECHI, OVIDIU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1814224A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2009</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>ARSLAN, EROL</creatorcontrib><creatorcontrib>BAJDECHI, OVIDIU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARSLAN, EROL</au><au>BAJDECHI, OVIDIU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Level translator for converting a signal to a predetermined voltage range</title><date>2009-08-05</date><risdate>2009</risdate><abstract>A level translator for translating a digital signal from a first voltage level to another voltage level having a higher voltage assigned to the high state of the signal comprises a latch and a pair of N-MOS transistors being coupled to the latch. This design is improved in that the N-MOS transistors are native thick oxide N-MOS transistors, each having a thin oxide layer N-MOS transistor coupled to native thick oxide transistors for reducing leakage current and improving speed in the transient state.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; fre ; ger
recordid	cdi_epo_espacenet_EP1814224A3
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE
title	Level translator for converting a signal to a predetermined voltage range
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T15%3A45%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARSLAN,%20EROL&rft.date=2009-08-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1814224A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true