Power amplifier bias protection for depletion mode transistor
A power amplifier bias protection for a depletion mode transistor is achieved according to the invention with a threshold voltage adaptation connected to the Gate of the depletion mode transistor. That threshold voltage adaptation controls a supply voltage switch for the Drain of the depletion mode...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A power amplifier bias protection for a depletion mode transistor is achieved according to the invention with a threshold voltage adaptation connected to the Gate of the depletion mode transistor. That threshold voltage adaptation controls a supply voltage switch for the Drain of the depletion mode transistor such that when the threshold voltage adaptation measures a voltage applied to that Gate outside a tolerable predefined range, then it activates the supply voltage switch to disconnect the Drain DC feed line. The input of the supply voltage switch is connected to the Drain voltage source of the depletion mode transistor and the output of the supply voltage switch is connected to the Drain DC feed line. |
---|