METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE
A processor (1700) for processing instructions has a pipeline (1710, 1736, 1740) including a fetch stage (1710) and an execute stage (1870), a first storing circuit (aGHR 2130) associated with said fetch stage (1710) and operable to store a history of actual branches, and a second storing circuit (w...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TRAN, THANG, M NYE, JEFFREY, L |
| description | A processor (1700) for processing instructions has a pipeline (1710, 1736, 1740) including a fetch stage (1710) and an execute stage (1870), a first storing circuit (aGHR 2130) associated with said fetch stage (1710) and operable to store a history of actual branches, and a second storing circuit (wGHR 2140) associated with said fetch stage (1710) and operable to store a pattern of predicted branches, said second storing circuit (wGHR 2140) coupled to said first storing circuit (aGHR 2130), said execute stage (1870) coupled back to said first storing circuit (aGHR 2130). Other processors, wireless communications devices, systems, circuits, devices, branch prediction processes and methods of operation, processes of manufacture, and articles of manufacture, as disclosed and claimed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1810130A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1810130A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1810130A13</originalsourceid><addsrcrecordid>eNqNzEEKwjAQBdBuXIh6h7mA0NCN2zGZmKDNhEm6LkXSlWih3h-l9gCuPnze_9tqbCk7NgkwGMAYUTB3CSwLnAWDdhCFjNfZc1hMFNaUkg8XYAut18Jr9Z34kLJ0C_49Zkdw81faV5txeMzlsOauAktZu2OZXn2Zp-FenuXdU1QnVaumRtX8QT5gKDS8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE</title><source>esp@cenet</source><creator>TRAN, THANG, M ; NYE, JEFFREY, L</creator><creatorcontrib>TRAN, THANG, M ; NYE, JEFFREY, L</creatorcontrib><description>A processor (1700) for processing instructions has a pipeline (1710, 1736, 1740) including a fetch stage (1710) and an execute stage (1870), a first storing circuit (aGHR 2130) associated with said fetch stage (1710) and operable to store a history of actual branches, and a second storing circuit (wGHR 2140) associated with said fetch stage (1710) and operable to store a pattern of predicted branches, said second storing circuit (wGHR 2140) coupled to said first storing circuit (aGHR 2130), said execute stage (1870) coupled back to said first storing circuit (aGHR 2130). Other processors, wireless communications devices, systems, circuits, devices, branch prediction processes and methods of operation, processes of manufacture, and articles of manufacture, as disclosed and claimed.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070725&DB=EPODOC&CC=EP&NR=1810130A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070725&DB=EPODOC&CC=EP&NR=1810130A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TRAN, THANG, M</creatorcontrib><creatorcontrib>NYE, JEFFREY, L</creatorcontrib><title>METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE</title><description>A processor (1700) for processing instructions has a pipeline (1710, 1736, 1740) including a fetch stage (1710) and an execute stage (1870), a first storing circuit (aGHR 2130) associated with said fetch stage (1710) and operable to store a history of actual branches, and a second storing circuit (wGHR 2140) associated with said fetch stage (1710) and operable to store a pattern of predicted branches, said second storing circuit (wGHR 2140) coupled to said first storing circuit (aGHR 2130), said execute stage (1870) coupled back to said first storing circuit (aGHR 2130). Other processors, wireless communications devices, systems, circuits, devices, branch prediction processes and methods of operation, processes of manufacture, and articles of manufacture, as disclosed and claimed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzEEKwjAQBdBuXIh6h7mA0NCN2zGZmKDNhEm6LkXSlWih3h-l9gCuPnze_9tqbCk7NgkwGMAYUTB3CSwLnAWDdhCFjNfZc1hMFNaUkg8XYAut18Jr9Z34kLJ0C_49Zkdw81faV5txeMzlsOauAktZu2OZXn2Zp-FenuXdU1QnVaumRtX8QT5gKDS8</recordid><startdate>20070725</startdate><enddate>20070725</enddate><creator>TRAN, THANG, M</creator><creator>NYE, JEFFREY, L</creator><scope>EVB</scope></search><sort><creationdate>20070725</creationdate><title>METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE</title><author>TRAN, THANG, M ; NYE, JEFFREY, L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1810130A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TRAN, THANG, M</creatorcontrib><creatorcontrib>NYE, JEFFREY, L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TRAN, THANG, M</au><au>NYE, JEFFREY, L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE</title><date>2007-07-25</date><risdate>2007</risdate><abstract>A processor (1700) for processing instructions has a pipeline (1710, 1736, 1740) including a fetch stage (1710) and an execute stage (1870), a first storing circuit (aGHR 2130) associated with said fetch stage (1710) and operable to store a history of actual branches, and a second storing circuit (wGHR 2140) associated with said fetch stage (1710) and operable to store a pattern of predicted branches, said second storing circuit (wGHR 2140) coupled to said first storing circuit (aGHR 2130), said execute stage (1870) coupled back to said first storing circuit (aGHR 2130). Other processors, wireless communications devices, systems, circuits, devices, branch prediction processes and methods of operation, processes of manufacture, and articles of manufacture, as disclosed and claimed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP1810130A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | METHODS AND APPARATUS FOR BRANCH PREDICTION AND PROCESSING OF MICROPROCESSOR INSTRUCTIONS AND THE LIKE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T22%3A01%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TRAN,%20THANG,%20M&rft.date=2007-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1810130A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |