METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL

One embodiment forms a gate dielectric layer over a substrate and then selectively deposits a first metal layer over portions of the gate dielectric layer in which a first device type will be formed. A second metal layer, different from the first metal layer, is formed over exposed portions of the g...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YU, KATHLEEN C, ADETUTU, OLUBUNMI O, MICHAELSON, LYNNE M, JONES, ROBERT E., JR
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YU, KATHLEEN C
ADETUTU, OLUBUNMI O
MICHAELSON, LYNNE M
JONES, ROBERT E., JR
description One embodiment forms a gate dielectric layer over a substrate and then selectively deposits a first metal layer over portions of the gate dielectric layer in which a first device type will be formed. A second metal layer, different from the first metal layer, is formed over exposed portions of the gate dielectric layer in which a second device type will be formed. Each of the first and second device types will have different work functions because each will include a different metal in direct contact with the gate dielectric. In one embodiment, the selective deposition of the first metal layer is performed by ALD and with the use of an inhibitor layer which is selectively formed over the gate dielectric layer such that the first metal layer may be selectively deposited on only those portions of the gate dielectric layer which are not covered by the inhibitor layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1776715A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1776715A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1776715A43</originalsourceid><addsrcrecordid>eNrjZDDydQ3x8HdRcPMPAmFfTz93BUcFd8cQVwVXH1fnkCB_F1cFD8cwiDhQsaMPDwNrWmJOcSovlOZmUHBzDXH20E0tyI9PLS5ITE7NSy2Jdw0wNDc3Mzc0dTQxJkIJAPNdJe8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL</title><source>esp@cenet</source><creator>YU, KATHLEEN C ; ADETUTU, OLUBUNMI O ; MICHAELSON, LYNNE M ; JONES, ROBERT E., JR</creator><creatorcontrib>YU, KATHLEEN C ; ADETUTU, OLUBUNMI O ; MICHAELSON, LYNNE M ; JONES, ROBERT E., JR</creatorcontrib><description>One embodiment forms a gate dielectric layer over a substrate and then selectively deposits a first metal layer over portions of the gate dielectric layer in which a first device type will be formed. A second metal layer, different from the first metal layer, is formed over exposed portions of the gate dielectric layer in which a second device type will be formed. Each of the first and second device types will have different work functions because each will include a different metal in direct contact with the gate dielectric. In one embodiment, the selective deposition of the first metal layer is performed by ALD and with the use of an inhibitor layer which is selectively formed over the gate dielectric layer such that the first metal layer may be selectively deposited on only those portions of the gate dielectric layer which are not covered by the inhibitor layer.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090506&amp;DB=EPODOC&amp;CC=EP&amp;NR=1776715A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090506&amp;DB=EPODOC&amp;CC=EP&amp;NR=1776715A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YU, KATHLEEN C</creatorcontrib><creatorcontrib>ADETUTU, OLUBUNMI O</creatorcontrib><creatorcontrib>MICHAELSON, LYNNE M</creatorcontrib><creatorcontrib>JONES, ROBERT E., JR</creatorcontrib><title>METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL</title><description>One embodiment forms a gate dielectric layer over a substrate and then selectively deposits a first metal layer over portions of the gate dielectric layer in which a first device type will be formed. A second metal layer, different from the first metal layer, is formed over exposed portions of the gate dielectric layer in which a second device type will be formed. Each of the first and second device types will have different work functions because each will include a different metal in direct contact with the gate dielectric. In one embodiment, the selective deposition of the first metal layer is performed by ALD and with the use of an inhibitor layer which is selectively formed over the gate dielectric layer such that the first metal layer may be selectively deposited on only those portions of the gate dielectric layer which are not covered by the inhibitor layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDydQ3x8HdRcPMPAmFfTz93BUcFd8cQVwVXH1fnkCB_F1cFD8cwiDhQsaMPDwNrWmJOcSovlOZmUHBzDXH20E0tyI9PLS5ITE7NSy2Jdw0wNDc3Mzc0dTQxJkIJAPNdJe8</recordid><startdate>20090506</startdate><enddate>20090506</enddate><creator>YU, KATHLEEN C</creator><creator>ADETUTU, OLUBUNMI O</creator><creator>MICHAELSON, LYNNE M</creator><creator>JONES, ROBERT E., JR</creator><scope>EVB</scope></search><sort><creationdate>20090506</creationdate><title>METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL</title><author>YU, KATHLEEN C ; ADETUTU, OLUBUNMI O ; MICHAELSON, LYNNE M ; JONES, ROBERT E., JR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1776715A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YU, KATHLEEN C</creatorcontrib><creatorcontrib>ADETUTU, OLUBUNMI O</creatorcontrib><creatorcontrib>MICHAELSON, LYNNE M</creatorcontrib><creatorcontrib>JONES, ROBERT E., JR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YU, KATHLEEN C</au><au>ADETUTU, OLUBUNMI O</au><au>MICHAELSON, LYNNE M</au><au>JONES, ROBERT E., JR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL</title><date>2009-05-06</date><risdate>2009</risdate><abstract>One embodiment forms a gate dielectric layer over a substrate and then selectively deposits a first metal layer over portions of the gate dielectric layer in which a first device type will be formed. A second metal layer, different from the first metal layer, is formed over exposed portions of the gate dielectric layer in which a second device type will be formed. Each of the first and second device types will have different work functions because each will include a different metal in direct contact with the gate dielectric. In one embodiment, the selective deposition of the first metal layer is performed by ALD and with the use of an inhibitor layer which is selectively formed over the gate dielectric layer such that the first metal layer may be selectively deposited on only those portions of the gate dielectric layer which are not covered by the inhibitor layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1776715A4
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR FORMING A GATE ELECTRODE HAVING A METAL
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T07%3A29%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YU,%20KATHLEEN%20C&rft.date=2009-05-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1776715A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true