Method and system for power consumption management, and corresponding computer program product

A system for reducing power consumption in processing apparatus (10 to 70) including a memory (70) comprises a clock controller (30) for controlling the clock period of the processing apparatus to switch the processing apparatus (10 to 70) to a slow operating mode wherein the clock period is longer...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: QUATTROCCHI, MARTINO, PAGANO, SANTI NUNZIO ANTONINO, CRITELLI, ROSALINO, ADAMO, SANTI CARLO
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator QUATTROCCHI, MARTINO
PAGANO, SANTI NUNZIO ANTONINO
CRITELLI, ROSALINO
ADAMO, SANTI CARLO
description A system for reducing power consumption in processing apparatus (10 to 70) including a memory (70) comprises a clock controller (30) for controlling the clock period of the processing apparatus to switch the processing apparatus (10 to 70) to a slow operating mode wherein the clock period is longer then the time required to recover from memory standby mode plus the time to execute a read command in the memory (70). A memory management module (40, 50) is provided configured for controlling the status of the memory (70) during the slow operating mode by: - maintaining the (70) in a stand-by mode when no memory read/write commands are to be executed, and - if any said read/write commands are required to be executed, switching said memory (70) on only for the time required to perform the memory read/write commands.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1742143A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1742143A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1742143A13</originalsourceid><addsrcrecordid>eNqNizEKAjEQAK-xEPUP-wAt4h1Yi5zYCBbWHiHZiwdmN2w2iL83ig-wGgZm5s3tjHpnD5Y85FdWjDCyQOInCjimXGLSiQmiJRswIun6GzsWwZyY_EShWkxF65KEg9j4oS9Ol81stI-Mqx8XDRz76-G0wcRD3a1DQh36i9l1W9O1e9P-kbwBJzc9Bg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for power consumption management, and corresponding computer program product</title><source>esp@cenet</source><creator>QUATTROCCHI, MARTINO ; PAGANO, SANTI NUNZIO ANTONINO ; CRITELLI, ROSALINO ; ADAMO, SANTI CARLO</creator><creatorcontrib>QUATTROCCHI, MARTINO ; PAGANO, SANTI NUNZIO ANTONINO ; CRITELLI, ROSALINO ; ADAMO, SANTI CARLO</creatorcontrib><description>A system for reducing power consumption in processing apparatus (10 to 70) including a memory (70) comprises a clock controller (30) for controlling the clock period of the processing apparatus to switch the processing apparatus (10 to 70) to a slow operating mode wherein the clock period is longer then the time required to recover from memory standby mode plus the time to execute a read command in the memory (70). A memory management module (40, 50) is provided configured for controlling the status of the memory (70) during the slow operating mode by: - maintaining the (70) in a stand-by mode when no memory read/write commands are to be executed, and - if any said read/write commands are required to be executed, switching said memory (70) on only for the time required to perform the memory read/write commands.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070110&amp;DB=EPODOC&amp;CC=EP&amp;NR=1742143A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070110&amp;DB=EPODOC&amp;CC=EP&amp;NR=1742143A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>QUATTROCCHI, MARTINO</creatorcontrib><creatorcontrib>PAGANO, SANTI NUNZIO ANTONINO</creatorcontrib><creatorcontrib>CRITELLI, ROSALINO</creatorcontrib><creatorcontrib>ADAMO, SANTI CARLO</creatorcontrib><title>Method and system for power consumption management, and corresponding computer program product</title><description>A system for reducing power consumption in processing apparatus (10 to 70) including a memory (70) comprises a clock controller (30) for controlling the clock period of the processing apparatus to switch the processing apparatus (10 to 70) to a slow operating mode wherein the clock period is longer then the time required to recover from memory standby mode plus the time to execute a read command in the memory (70). A memory management module (40, 50) is provided configured for controlling the status of the memory (70) during the slow operating mode by: - maintaining the (70) in a stand-by mode when no memory read/write commands are to be executed, and - if any said read/write commands are required to be executed, switching said memory (70) on only for the time required to perform the memory read/write commands.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEKAjEQAK-xEPUP-wAt4h1Yi5zYCBbWHiHZiwdmN2w2iL83ig-wGgZm5s3tjHpnD5Y85FdWjDCyQOInCjimXGLSiQmiJRswIun6GzsWwZyY_EShWkxF65KEg9j4oS9Ol81stI-Mqx8XDRz76-G0wcRD3a1DQh36i9l1W9O1e9P-kbwBJzc9Bg</recordid><startdate>20070110</startdate><enddate>20070110</enddate><creator>QUATTROCCHI, MARTINO</creator><creator>PAGANO, SANTI NUNZIO ANTONINO</creator><creator>CRITELLI, ROSALINO</creator><creator>ADAMO, SANTI CARLO</creator><scope>EVB</scope></search><sort><creationdate>20070110</creationdate><title>Method and system for power consumption management, and corresponding computer program product</title><author>QUATTROCCHI, MARTINO ; PAGANO, SANTI NUNZIO ANTONINO ; CRITELLI, ROSALINO ; ADAMO, SANTI CARLO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1742143A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2007</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>QUATTROCCHI, MARTINO</creatorcontrib><creatorcontrib>PAGANO, SANTI NUNZIO ANTONINO</creatorcontrib><creatorcontrib>CRITELLI, ROSALINO</creatorcontrib><creatorcontrib>ADAMO, SANTI CARLO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>QUATTROCCHI, MARTINO</au><au>PAGANO, SANTI NUNZIO ANTONINO</au><au>CRITELLI, ROSALINO</au><au>ADAMO, SANTI CARLO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for power consumption management, and corresponding computer program product</title><date>2007-01-10</date><risdate>2007</risdate><abstract>A system for reducing power consumption in processing apparatus (10 to 70) including a memory (70) comprises a clock controller (30) for controlling the clock period of the processing apparatus to switch the processing apparatus (10 to 70) to a slow operating mode wherein the clock period is longer then the time required to recover from memory standby mode plus the time to execute a read command in the memory (70). A memory management module (40, 50) is provided configured for controlling the status of the memory (70) during the slow operating mode by: - maintaining the (70) in a stand-by mode when no memory read/write commands are to be executed, and - if any said read/write commands are required to be executed, switching said memory (70) on only for the time required to perform the memory read/write commands.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1742143A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and system for power consumption management, and corresponding computer program product
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T10%3A48%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=QUATTROCCHI,%20MARTINO&rft.date=2007-01-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1742143A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true