MEMORY BUFFER ARRANGEMENT
Memory modules, memory systems, and computing devices are described which include memory buffer devices that buffer signals of memory devices. In some embodiments, the memory buffer devices are positioned to reduce the circuit board footprint of the memory buffer devices.
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KHANDEKAR, NARENDRA DODD, JAMES |
description | Memory modules, memory systems, and computing devices are described which include memory buffer devices that buffer signals of memory devices. In some embodiments, the memory buffer devices are positioned to reduce the circuit board footprint of the memory buffer devices. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1516339A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1516339A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1516339A13</originalsourceid><addsrcrecordid>eNrjZJD0dfX1D4pUcAp1c3MNUnAMCnL0c3f1dfUL4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BhqaGZsbGlo6GxkQoAQDcTh-n</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY BUFFER ARRANGEMENT</title><source>esp@cenet</source><creator>KHANDEKAR, NARENDRA ; DODD, JAMES</creator><creatorcontrib>KHANDEKAR, NARENDRA ; DODD, JAMES</creatorcontrib><description>Memory modules, memory systems, and computing devices are described which include memory buffer devices that buffer signals of memory devices. In some embodiments, the memory buffer devices are positioned to reduce the circuit board footprint of the memory buffer devices.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050323&DB=EPODOC&CC=EP&NR=1516339A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050323&DB=EPODOC&CC=EP&NR=1516339A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KHANDEKAR, NARENDRA</creatorcontrib><creatorcontrib>DODD, JAMES</creatorcontrib><title>MEMORY BUFFER ARRANGEMENT</title><description>Memory modules, memory systems, and computing devices are described which include memory buffer devices that buffer signals of memory devices. In some embodiments, the memory buffer devices are positioned to reduce the circuit board footprint of the memory buffer devices.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD0dfX1D4pUcAp1c3MNUnAMCnL0c3f1dfUL4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BhqaGZsbGlo6GxkQoAQDcTh-n</recordid><startdate>20050323</startdate><enddate>20050323</enddate><creator>KHANDEKAR, NARENDRA</creator><creator>DODD, JAMES</creator><scope>EVB</scope></search><sort><creationdate>20050323</creationdate><title>MEMORY BUFFER ARRANGEMENT</title><author>KHANDEKAR, NARENDRA ; DODD, JAMES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1516339A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2005</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KHANDEKAR, NARENDRA</creatorcontrib><creatorcontrib>DODD, JAMES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KHANDEKAR, NARENDRA</au><au>DODD, JAMES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY BUFFER ARRANGEMENT</title><date>2005-03-23</date><risdate>2005</risdate><abstract>Memory modules, memory systems, and computing devices are described which include memory buffer devices that buffer signals of memory devices. In some embodiments, the memory buffer devices are positioned to reduce the circuit board footprint of the memory buffer devices.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP1516339A1 |
source | esp@cenet |
subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
title | MEMORY BUFFER ARRANGEMENT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T08%3A02%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KHANDEKAR,%20NARENDRA&rft.date=2005-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1516339A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |