Pipelining access to serialization tokens on a bus

Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic (55) and host logic (57) coupled to the bus logic. The...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BADI, ERIC, ZHANG, JONATHAN Y, NYCHKA, ROBERT J.P
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BADI, ERIC
ZHANG, JONATHAN Y
NYCHKA, ROBERT J.P
description Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic (55) and host logic (57) coupled to the bus logic. The bus logic (55) may obtain a serialization token permitting the host logic (57) to complete a transaction received by the bus logic via the bus. Further, the bus logic may keep the serialization token to complete at least one other transaction.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1486879A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1486879A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1486879A33</originalsourceid><addsrcrecordid>eNrjZDAKyCxIzcnMy8xLV0hMTk4tLlYoyVcoTi3KTMzJrEosyczPAwpkp-YVKwBZiQpJpcU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDQxMLMwtzS0diYCCUAd5AruQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Pipelining access to serialization tokens on a bus</title><source>esp@cenet</source><creator>BADI, ERIC ; ZHANG, JONATHAN Y ; NYCHKA, ROBERT J.P</creator><creatorcontrib>BADI, ERIC ; ZHANG, JONATHAN Y ; NYCHKA, ROBERT J.P</creatorcontrib><description>Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic (55) and host logic (57) coupled to the bus logic. The bus logic (55) may obtain a serialization token permitting the host logic (57) to complete a transaction received by the bus logic via the bus. Further, the bus logic may keep the serialization token to complete at least one other transaction.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050112&amp;DB=EPODOC&amp;CC=EP&amp;NR=1486879A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050112&amp;DB=EPODOC&amp;CC=EP&amp;NR=1486879A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BADI, ERIC</creatorcontrib><creatorcontrib>ZHANG, JONATHAN Y</creatorcontrib><creatorcontrib>NYCHKA, ROBERT J.P</creatorcontrib><title>Pipelining access to serialization tokens on a bus</title><description>Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic (55) and host logic (57) coupled to the bus logic. The bus logic (55) may obtain a serialization token permitting the host logic (57) to complete a transaction received by the bus logic via the bus. Further, the bus logic may keep the serialization token to complete at least one other transaction.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAKyCxIzcnMy8xLV0hMTk4tLlYoyVcoTi3KTMzJrEosyczPAwpkp-YVKwBZiQpJpcU8DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSTeNcDQxMLMwtzS0diYCCUAd5AruQ</recordid><startdate>20050112</startdate><enddate>20050112</enddate><creator>BADI, ERIC</creator><creator>ZHANG, JONATHAN Y</creator><creator>NYCHKA, ROBERT J.P</creator><scope>EVB</scope></search><sort><creationdate>20050112</creationdate><title>Pipelining access to serialization tokens on a bus</title><author>BADI, ERIC ; ZHANG, JONATHAN Y ; NYCHKA, ROBERT J.P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1486879A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2005</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BADI, ERIC</creatorcontrib><creatorcontrib>ZHANG, JONATHAN Y</creatorcontrib><creatorcontrib>NYCHKA, ROBERT J.P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BADI, ERIC</au><au>ZHANG, JONATHAN Y</au><au>NYCHKA, ROBERT J.P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Pipelining access to serialization tokens on a bus</title><date>2005-01-12</date><risdate>2005</risdate><abstract>Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic (55) and host logic (57) coupled to the bus logic. The bus logic (55) may obtain a serialization token permitting the host logic (57) to complete a transaction received by the bus logic via the bus. Further, the bus logic may keep the serialization token to complete at least one other transaction.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1486879A3
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Pipelining access to serialization tokens on a bus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T18%3A40%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BADI,%20ERIC&rft.date=2005-01-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1486879A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true