Interleaving method and apparatus with parallel access in linear and interleaved addressing order

The present invention relates to an interleaving method and apparatus for providing parallel access in linear and interleaved order to a predetermined number of stored data samples, especially in a turbo decoder. A memory array with a plurality of memory devices (M1 to M4) is addressed by applying a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HEMMING, ERWIN
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!