FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE

A first in, first out (FIFO) circular buffer enables high speed streaming data transfer between integrated circuit devices by performing more than one data element transfer unidirectionally by having a plurality of ports to address a memory array. In addition, the multiple transfers are performed du...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: EHMANN, GREGORY, E
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EHMANN, GREGORY, E
description A first in, first out (FIFO) circular buffer enables high speed streaming data transfer between integrated circuit devices by performing more than one data element transfer unidirectionally by having a plurality of ports to address a memory array. In addition, the multiple transfers are performed during one bus cycle and the number of transfers may be selectable. FIFO control circuitry limits the number of data elements transferred in response to the state of the memory array including almost empty or almost full.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1402339A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1402339A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1402339A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAURuEuDqK-w_8CorUujjfJDS3EpqQ3LU6lSJxEC_X9sYMP4HTg8K2zzlbWQ0VrOUBKEmiqEZgMqDYHH9CHShiElh1rIeUYdbyqhXsLQ0LofTAtmuWo2ELftONttnqMzzntft1ksCy63KfpPaR5Gu_plT4DN_n5eCqKC-XFH-QLplgvOQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE</title><source>esp@cenet</source><creator>EHMANN, GREGORY, E</creator><creatorcontrib>EHMANN, GREGORY, E</creatorcontrib><description>A first in, first out (FIFO) circular buffer enables high speed streaming data transfer between integrated circuit devices by performing more than one data element transfer unidirectionally by having a plurality of ports to address a memory array. In addition, the multiple transfers are performed during one bus cycle and the number of transfers may be selectable. FIFO control circuitry limits the number of data elements transferred in response to the state of the memory array including almost empty or almost full.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040331&amp;DB=EPODOC&amp;CC=EP&amp;NR=1402339A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040331&amp;DB=EPODOC&amp;CC=EP&amp;NR=1402339A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EHMANN, GREGORY, E</creatorcontrib><title>FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE</title><description>A first in, first out (FIFO) circular buffer enables high speed streaming data transfer between integrated circuit devices by performing more than one data element transfer unidirectionally by having a plurality of ports to address a memory array. In addition, the multiple transfers are performed during one bus cycle and the number of transfers may be selectable. FIFO control circuitry limits the number of data elements transferred in response to the state of the memory array including almost empty or almost full.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAURuEuDqK-w_8CorUujjfJDS3EpqQ3LU6lSJxEC_X9sYMP4HTg8K2zzlbWQ0VrOUBKEmiqEZgMqDYHH9CHShiElh1rIeUYdbyqhXsLQ0LofTAtmuWo2ELftONttnqMzzntft1ksCy63KfpPaR5Gu_plT4DN_n5eCqKC-XFH-QLplgvOQ</recordid><startdate>20040331</startdate><enddate>20040331</enddate><creator>EHMANN, GREGORY, E</creator><scope>EVB</scope></search><sort><creationdate>20040331</creationdate><title>FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE</title><author>EHMANN, GREGORY, E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1402339A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>EHMANN, GREGORY, E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EHMANN, GREGORY, E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE</title><date>2004-03-31</date><risdate>2004</risdate><abstract>A first in, first out (FIFO) circular buffer enables high speed streaming data transfer between integrated circuit devices by performing more than one data element transfer unidirectionally by having a plurality of ports to address a memory array. In addition, the multiple transfers are performed during one bus cycle and the number of transfers may be selectable. FIFO control circuitry limits the number of data elements transferred in response to the state of the memory array including almost empty or almost full.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1402339A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title FIFO BUFFER THAT CAN READ AND/OR WRITE A SELECTABLE NUMBER OF DATA WORDS PER BUS CYCLE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T19%3A30%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EHMANN,%20GREGORY,%20E&rft.date=2004-03-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1402339A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true