PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS

PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS

A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of proces...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KAHLE, JAMES ALLAN, ASANO, SHIGEHIRO, HOFSTEE, HARM PETER, HOPKINS, MARTIN E, SUZUOKI, M, KUNIMATSU, ATSUSHI, YAMAZAKI, T, JOHNS, CHARLES RAY
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KAHLE, JAMES ALLAN
ASANO, SHIGEHIRO
HOFSTEE, HARM PETER
HOPKINS, MARTIN E
SUZUOKI, M
KUNIMATSU, ATSUSHI
YAMAZAKI, T
JOHNS, CHARLES RAY
description A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network. A system and method for creating a dedicated pipeline for processing streaming data also are provided.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1370971B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1370971B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1370971B13</originalsourceid><addsrcrecordid>eNrjZHAOCPJ3dg0O9vRzV_D1dwn1cQ1WcPMPUnD29w0IDXENUnAMcvbwDHF1DgkNcgXLOAX5O7o4Ofq5KPi5hoT7B3kH8zCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSSeNcAQ2NzA0tzQydDYyKUAAAIjSt8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS</title><source>esp@cenet</source><creator>KAHLE, JAMES ALLAN ; ASANO, SHIGEHIRO ; HOFSTEE, HARM PETER ; HOPKINS, MARTIN E ; SUZUOKI, M ; KUNIMATSU, ATSUSHI ; YAMAZAKI, T ; JOHNS, CHARLES RAY</creator><creatorcontrib>KAHLE, JAMES ALLAN ; ASANO, SHIGEHIRO ; HOFSTEE, HARM PETER ; HOPKINS, MARTIN E ; SUZUOKI, M ; KUNIMATSU, ATSUSHI ; YAMAZAKI, T ; JOHNS, CHARLES RAY</creatorcontrib><description>A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network. A system and method for creating a dedicated pipeline for processing streaming data also are provided.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130605&amp;DB=EPODOC&amp;CC=EP&amp;NR=1370971B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130605&amp;DB=EPODOC&amp;CC=EP&amp;NR=1370971B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KAHLE, JAMES ALLAN</creatorcontrib><creatorcontrib>ASANO, SHIGEHIRO</creatorcontrib><creatorcontrib>HOFSTEE, HARM PETER</creatorcontrib><creatorcontrib>HOPKINS, MARTIN E</creatorcontrib><creatorcontrib>SUZUOKI, M</creatorcontrib><creatorcontrib>KUNIMATSU, ATSUSHI</creatorcontrib><creatorcontrib>YAMAZAKI, T</creatorcontrib><creatorcontrib>JOHNS, CHARLES RAY</creatorcontrib><title>PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS</title><description>A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network. A system and method for creating a dedicated pipeline for processing streaming data also are provided.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAOCPJ3dg0O9vRzV_D1dwn1cQ1WcPMPUnD29w0IDXENUnAMcvbwDHF1DgkNcgXLOAX5O7o4Ofq5KPi5hoT7B3kH8zCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSSeNcAQ2NzA0tzQydDYyKUAAAIjSt8</recordid><startdate>20130605</startdate><enddate>20130605</enddate><creator>KAHLE, JAMES ALLAN</creator><creator>ASANO, SHIGEHIRO</creator><creator>HOFSTEE, HARM PETER</creator><creator>HOPKINS, MARTIN E</creator><creator>SUZUOKI, M</creator><creator>KUNIMATSU, ATSUSHI</creator><creator>YAMAZAKI, T</creator><creator>JOHNS, CHARLES RAY</creator><scope>EVB</scope></search><sort><creationdate>20130605</creationdate><title>PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS</title><author>KAHLE, JAMES ALLAN ; ASANO, SHIGEHIRO ; HOFSTEE, HARM PETER ; HOPKINS, MARTIN E ; SUZUOKI, M ; KUNIMATSU, ATSUSHI ; YAMAZAKI, T ; JOHNS, CHARLES RAY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1370971B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KAHLE, JAMES ALLAN</creatorcontrib><creatorcontrib>ASANO, SHIGEHIRO</creatorcontrib><creatorcontrib>HOFSTEE, HARM PETER</creatorcontrib><creatorcontrib>HOPKINS, MARTIN E</creatorcontrib><creatorcontrib>SUZUOKI, M</creatorcontrib><creatorcontrib>KUNIMATSU, ATSUSHI</creatorcontrib><creatorcontrib>YAMAZAKI, T</creatorcontrib><creatorcontrib>JOHNS, CHARLES RAY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KAHLE, JAMES ALLAN</au><au>ASANO, SHIGEHIRO</au><au>HOFSTEE, HARM PETER</au><au>HOPKINS, MARTIN E</au><au>SUZUOKI, M</au><au>KUNIMATSU, ATSUSHI</au><au>YAMAZAKI, T</au><au>JOHNS, CHARLES RAY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS</title><date>2013-06-05</date><risdate>2013</risdate><abstract>A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network. A system and method for creating a dedicated pipeline for processing streaming data also are provided.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1370971B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title PROCESSING MODULES FOR COMPUTER ARCHITECTURE FOR BROADBAND NETWORKS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T16%3A05%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KAHLE,%20JAMES%20ALLAN&rft.date=2013-06-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1370971B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true