Method of manufacturing trench gate semiconductor devices
The manufacture of a vertical power transistor trench-gate semiconductor device in which the source regions (13) are self-aligned to the trench-gate structures (20,17,11) including the steps of forming a mask (61) on a surface (10a) of a semiconductor body (10), using the mask (61) to form the trenc...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | IN 'T ZAND, MICHAEL, A., A HIJZEN, ERWIN, A HUETING, RAYMOND, J., E |
| description | The manufacture of a vertical power transistor trench-gate semiconductor device in which the source regions (13) are self-aligned to the trench-gate structures (20,17,11) including the steps of forming a mask (61) on a surface (10a) of a semiconductor body (10), using the mask (61) to form the trench-gate structures (20,17,11), then using the mask (61) to form U-shaped section layers (62A, 62B) of insulating material whose base portion (62B) provides a gate insulating layer on the gate material (11), then removing the mask (61) and forming spacers (64) against well-defined steps provided by the upright portions (62A) of the U-shaped section layers, then using the spacers (64) to form the source regions (13). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1356506B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1356506B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1356506B13</originalsourceid><addsrcrecordid>eNrjZLD0TS3JyE9RyE9TyE3MK01LTC4pLcrMS1coKUrNS85QSE8sSVUoTs3NTM7PSylNLskvUkhJLctMTi3mYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgGGxqZmpgZmTobGRCgBAA7KLq8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of manufacturing trench gate semiconductor devices</title><source>esp@cenet</source><creator>IN 'T ZAND, MICHAEL, A., A ; HIJZEN, ERWIN, A ; HUETING, RAYMOND, J., E</creator><creatorcontrib>IN 'T ZAND, MICHAEL, A., A ; HIJZEN, ERWIN, A ; HUETING, RAYMOND, J., E</creatorcontrib><description>The manufacture of a vertical power transistor trench-gate semiconductor device in which the source regions (13) are self-aligned to the trench-gate structures (20,17,11) including the steps of forming a mask (61) on a surface (10a) of a semiconductor body (10), using the mask (61) to form the trench-gate structures (20,17,11), then using the mask (61) to form U-shaped section layers (62A, 62B) of insulating material whose base portion (62B) provides a gate insulating layer on the gate material (11), then removing the mask (61) and forming spacers (64) against well-defined steps provided by the upright portions (62A) of the U-shaped section layers, then using the spacers (64) to form the source regions (13).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090708&DB=EPODOC&CC=EP&NR=1356506B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090708&DB=EPODOC&CC=EP&NR=1356506B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IN 'T ZAND, MICHAEL, A., A</creatorcontrib><creatorcontrib>HIJZEN, ERWIN, A</creatorcontrib><creatorcontrib>HUETING, RAYMOND, J., E</creatorcontrib><title>Method of manufacturing trench gate semiconductor devices</title><description>The manufacture of a vertical power transistor trench-gate semiconductor device in which the source regions (13) are self-aligned to the trench-gate structures (20,17,11) including the steps of forming a mask (61) on a surface (10a) of a semiconductor body (10), using the mask (61) to form the trench-gate structures (20,17,11), then using the mask (61) to form U-shaped section layers (62A, 62B) of insulating material whose base portion (62B) provides a gate insulating layer on the gate material (11), then removing the mask (61) and forming spacers (64) against well-defined steps provided by the upright portions (62A) of the U-shaped section layers, then using the spacers (64) to form the source regions (13).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0TS3JyE9RyE9TyE3MK01LTC4pLcrMS1coKUrNS85QSE8sSVUoTs3NTM7PSylNLskvUkhJLctMTi3mYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgGGxqZmpgZmTobGRCgBAA7KLq8</recordid><startdate>20090708</startdate><enddate>20090708</enddate><creator>IN 'T ZAND, MICHAEL, A., A</creator><creator>HIJZEN, ERWIN, A</creator><creator>HUETING, RAYMOND, J., E</creator><scope>EVB</scope></search><sort><creationdate>20090708</creationdate><title>Method of manufacturing trench gate semiconductor devices</title><author>IN 'T ZAND, MICHAEL, A., A ; HIJZEN, ERWIN, A ; HUETING, RAYMOND, J., E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1356506B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>IN 'T ZAND, MICHAEL, A., A</creatorcontrib><creatorcontrib>HIJZEN, ERWIN, A</creatorcontrib><creatorcontrib>HUETING, RAYMOND, J., E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IN 'T ZAND, MICHAEL, A., A</au><au>HIJZEN, ERWIN, A</au><au>HUETING, RAYMOND, J., E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of manufacturing trench gate semiconductor devices</title><date>2009-07-08</date><risdate>2009</risdate><abstract>The manufacture of a vertical power transistor trench-gate semiconductor device in which the source regions (13) are self-aligned to the trench-gate structures (20,17,11) including the steps of forming a mask (61) on a surface (10a) of a semiconductor body (10), using the mask (61) to form the trench-gate structures (20,17,11), then using the mask (61) to form U-shaped section layers (62A, 62B) of insulating material whose base portion (62B) provides a gate insulating layer on the gate material (11), then removing the mask (61) and forming spacers (64) against well-defined steps provided by the upright portions (62A) of the U-shaped section layers, then using the spacers (64) to form the source regions (13).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP1356506B1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Method of manufacturing trench gate semiconductor devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T19%3A25%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IN%20'T%20ZAND,%20MICHAEL,%20A.,%20A&rft.date=2009-07-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1356506B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |