DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME
A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ARCHER, TIMOTHY, M UGLOW, JAY, E MACWILLIAMS, KENNETH, P BRIGHT, NICOLAS, J BENZING, JEFFREY, C HEMKER, DAVE, J |
description | A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred example, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry. The etching is timed to etch through a partial thickness of the low dielectric constant layer and the first etch chemistry is optimized to a selected low dielectric constant material. The method further includes forming a via hole in the inorganic dielectric layer using a second etch chemistry, such that the via is within the trench. In a specific example, the inorganic dielectric layer can be an un-doped TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide (C-oxide) or other low K dielectrics. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1119874A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1119874A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1119874A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w_1Ah6Cgjsfd1QSbVJLLXIrEqdRC_X9c_ACnt7ytYS7YNYwBM0kUYC-dkCZPkDUV0pIkA0aGIOp6ztD2CQLefbyBOoGMQfZm8xqntR5-7gy0ouSauryHui7js871M8jDWnu9nE9oj3-UL-7TKy0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME</title><source>esp@cenet</source><creator>ARCHER, TIMOTHY, M ; UGLOW, JAY, E ; MACWILLIAMS, KENNETH, P ; BRIGHT, NICOLAS, J ; BENZING, JEFFREY, C ; HEMKER, DAVE, J</creator><creatorcontrib>ARCHER, TIMOTHY, M ; UGLOW, JAY, E ; MACWILLIAMS, KENNETH, P ; BRIGHT, NICOLAS, J ; BENZING, JEFFREY, C ; HEMKER, DAVE, J</creatorcontrib><description>A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred example, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry. The etching is timed to etch through a partial thickness of the low dielectric constant layer and the first etch chemistry is optimized to a selected low dielectric constant material. The method further includes forming a via hole in the inorganic dielectric layer using a second etch chemistry, such that the via is within the trench. In a specific example, the inorganic dielectric layer can be an un-doped TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide (C-oxide) or other low K dielectrics.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010801&DB=EPODOC&CC=EP&NR=1119874A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010801&DB=EPODOC&CC=EP&NR=1119874A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARCHER, TIMOTHY, M</creatorcontrib><creatorcontrib>UGLOW, JAY, E</creatorcontrib><creatorcontrib>MACWILLIAMS, KENNETH, P</creatorcontrib><creatorcontrib>BRIGHT, NICOLAS, J</creatorcontrib><creatorcontrib>BENZING, JEFFREY, C</creatorcontrib><creatorcontrib>HEMKER, DAVE, J</creatorcontrib><title>DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME</title><description>A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred example, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry. The etching is timed to etch through a partial thickness of the low dielectric constant layer and the first etch chemistry is optimized to a selected low dielectric constant material. The method further includes forming a via hole in the inorganic dielectric layer using a second etch chemistry, such that the via is within the trench. In a specific example, the inorganic dielectric layer can be an un-doped TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide (C-oxide) or other low K dielectrics.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w_1Ah6Cgjsfd1QSbVJLLXIrEqdRC_X9c_ACnt7ytYS7YNYwBM0kUYC-dkCZPkDUV0pIkA0aGIOp6ztD2CQLefbyBOoGMQfZm8xqntR5-7gy0ouSauryHui7js871M8jDWnu9nE9oj3-UL-7TKy0</recordid><startdate>20010801</startdate><enddate>20010801</enddate><creator>ARCHER, TIMOTHY, M</creator><creator>UGLOW, JAY, E</creator><creator>MACWILLIAMS, KENNETH, P</creator><creator>BRIGHT, NICOLAS, J</creator><creator>BENZING, JEFFREY, C</creator><creator>HEMKER, DAVE, J</creator><scope>EVB</scope></search><sort><creationdate>20010801</creationdate><title>DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME</title><author>ARCHER, TIMOTHY, M ; UGLOW, JAY, E ; MACWILLIAMS, KENNETH, P ; BRIGHT, NICOLAS, J ; BENZING, JEFFREY, C ; HEMKER, DAVE, J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1119874A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2001</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ARCHER, TIMOTHY, M</creatorcontrib><creatorcontrib>UGLOW, JAY, E</creatorcontrib><creatorcontrib>MACWILLIAMS, KENNETH, P</creatorcontrib><creatorcontrib>BRIGHT, NICOLAS, J</creatorcontrib><creatorcontrib>BENZING, JEFFREY, C</creatorcontrib><creatorcontrib>HEMKER, DAVE, J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARCHER, TIMOTHY, M</au><au>UGLOW, JAY, E</au><au>MACWILLIAMS, KENNETH, P</au><au>BRIGHT, NICOLAS, J</au><au>BENZING, JEFFREY, C</au><au>HEMKER, DAVE, J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME</title><date>2001-08-01</date><risdate>2001</risdate><abstract>A dielectric structure and method for making a dielectric structure for dual-damascene applications over a substrate are provided. The method includes forming a barrier layer over the substrate, forming an inorganic dielectric layer over the barrier layer, and forming a low dielectric constant layer over the inorganic dielectric layer. In this preferred example, the method also includes forming a trench in the low dielectric constant layer using a first etch chemistry. The etching is timed to etch through a partial thickness of the low dielectric constant layer and the first etch chemistry is optimized to a selected low dielectric constant material. The method further includes forming a via hole in the inorganic dielectric layer using a second etch chemistry, such that the via is within the trench. In a specific example, the inorganic dielectric layer can be an un-doped TEOS oxide or a fluorine doped oxide, and the low dielectric constant layer can be a carbon doped oxide (C-oxide) or other low K dielectrics.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP1119874A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | DUAL-DAMASCENE DIELECTRIC STRUCTURES AND METHODS FOR MAKING THE SAME |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T11%3A31%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARCHER,%20TIMOTHY,%20M&rft.date=2001-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1119874A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |