Power device with protection against undesirable self-activation

Power device with protection against undesirable self-activation

The MOS-type power device (1) has a drain terminal (4), a source terminal (3), and a gate terminal (2), and comprises a protection circuit (11) having a first conduction terminal connected to the gate terminal (2), via a diffused resistor (5), and a second conduction terminal connected to the source...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PISANO, SALVATORE, ARCURI, LUIGI, GRIMALDI, ANTONIO
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PISANO, SALVATORE
ARCURI, LUIGI
GRIMALDI, ANTONIO
description The MOS-type power device (1) has a drain terminal (4), a source terminal (3), and a gate terminal (2), and comprises a protection circuit (11) having a first conduction terminal connected to the gate terminal (2), via a diffused resistor (5), and a second conduction terminal connected to the source terminal (3). The protection circuit (11) has a resistance variable between a first value and a second value according to the operating condition of the power device (1). A first embodiment of the protection circuit (11) comprises an ON-OFF switch (12) made by means of a horizontal MOS transistor which has a control terminal connected to the drain terminal (4) of the power device (1). A second embodiment of the protection circuit (11) envisages the replacement of the ON-OFF switch (12) with a gradual-intervention switch (23) made by means of a P-channel JFET transistor having a control terminal connected to the gate terminal (2) of the power device (1).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1119104B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1119104B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1119104B13</originalsourceid><addsrcrecordid>eNrjZHAIyC9PLVJISS3LTE5VKM8syVAoKMovSU0uyczPU0hMT8zMKy5RKM1LSS3OLEpMyklVKE7NSdNNBMqXJYLU8DCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSSeNcAQ0NDS0MDEydDYyKUAACrwDFx</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power device with protection against undesirable self-activation</title><source>esp@cenet</source><creator>PISANO, SALVATORE ; ARCURI, LUIGI ; GRIMALDI, ANTONIO</creator><creatorcontrib>PISANO, SALVATORE ; ARCURI, LUIGI ; GRIMALDI, ANTONIO</creatorcontrib><description>The MOS-type power device (1) has a drain terminal (4), a source terminal (3), and a gate terminal (2), and comprises a protection circuit (11) having a first conduction terminal connected to the gate terminal (2), via a diffused resistor (5), and a second conduction terminal connected to the source terminal (3). The protection circuit (11) has a resistance variable between a first value and a second value according to the operating condition of the power device (1). A first embodiment of the protection circuit (11) comprises an ON-OFF switch (12) made by means of a horizontal MOS transistor which has a control terminal connected to the drain terminal (4) of the power device (1). A second embodiment of the protection circuit (11) envisages the replacement of the ON-OFF switch (12) with a gradual-intervention switch (23) made by means of a P-channel JFET transistor having a control terminal connected to the gate terminal (2) of the power device (1).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090617&amp;DB=EPODOC&amp;CC=EP&amp;NR=1119104B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090617&amp;DB=EPODOC&amp;CC=EP&amp;NR=1119104B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PISANO, SALVATORE</creatorcontrib><creatorcontrib>ARCURI, LUIGI</creatorcontrib><creatorcontrib>GRIMALDI, ANTONIO</creatorcontrib><title>Power device with protection against undesirable self-activation</title><description>The MOS-type power device (1) has a drain terminal (4), a source terminal (3), and a gate terminal (2), and comprises a protection circuit (11) having a first conduction terminal connected to the gate terminal (2), via a diffused resistor (5), and a second conduction terminal connected to the source terminal (3). The protection circuit (11) has a resistance variable between a first value and a second value according to the operating condition of the power device (1). A first embodiment of the protection circuit (11) comprises an ON-OFF switch (12) made by means of a horizontal MOS transistor which has a control terminal connected to the drain terminal (4) of the power device (1). A second embodiment of the protection circuit (11) envisages the replacement of the ON-OFF switch (12) with a gradual-intervention switch (23) made by means of a P-channel JFET transistor having a control terminal connected to the gate terminal (2) of the power device (1).</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAIyC9PLVJISS3LTE5VKM8syVAoKMovSU0uyczPU0hMT8zMKy5RKM1LSS3OLEpMyklVKE7NSdNNBMqXJYLU8DCwpiXmFKfyQmluBgU31xBnD93Ugvz41OKCxOTUvNSSeNcAQ0NDS0MDEydDYyKUAACrwDFx</recordid><startdate>20090617</startdate><enddate>20090617</enddate><creator>PISANO, SALVATORE</creator><creator>ARCURI, LUIGI</creator><creator>GRIMALDI, ANTONIO</creator><scope>EVB</scope></search><sort><creationdate>20090617</creationdate><title>Power device with protection against undesirable self-activation</title><author>PISANO, SALVATORE ; ARCURI, LUIGI ; GRIMALDI, ANTONIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1119104B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2009</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>PISANO, SALVATORE</creatorcontrib><creatorcontrib>ARCURI, LUIGI</creatorcontrib><creatorcontrib>GRIMALDI, ANTONIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PISANO, SALVATORE</au><au>ARCURI, LUIGI</au><au>GRIMALDI, ANTONIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power device with protection against undesirable self-activation</title><date>2009-06-17</date><risdate>2009</risdate><abstract>The MOS-type power device (1) has a drain terminal (4), a source terminal (3), and a gate terminal (2), and comprises a protection circuit (11) having a first conduction terminal connected to the gate terminal (2), via a diffused resistor (5), and a second conduction terminal connected to the source terminal (3). The protection circuit (11) has a resistance variable between a first value and a second value according to the operating condition of the power device (1). A first embodiment of the protection circuit (11) comprises an ON-OFF switch (12) made by means of a horizontal MOS transistor which has a control terminal connected to the drain terminal (4) of the power device (1). A second embodiment of the protection circuit (11) envisages the replacement of the ON-OFF switch (12) with a gradual-intervention switch (23) made by means of a P-channel JFET transistor having a control terminal connected to the gate terminal (2) of the power device (1).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1119104B1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title Power device with protection against undesirable self-activation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T10%3A28%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PISANO,%20SALVATORE&rft.date=2009-06-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1119104B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true