Source-drain contacts in MOS device and method of manufacturing the same

A method for forming source/drain contacts to source/drain regions of an array of transistors. The method includes providing a semiconductor body with a gate oxide layer over the surface of the semiconductor body. The gate oxide layer extends over active areas in the semiconductor body . Gate stacks...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TOEBBEN, DIRK
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TOEBBEN, DIRK
description A method for forming source/drain contacts to source/drain regions of an array of transistors. The method includes providing a semiconductor body with a gate oxide layer over the surface of the semiconductor body. The gate oxide layer extends over active areas in the semiconductor body . Gate stacks are provided on the gate oxide layer in columns across the rows of active areas. A dielectric material is deposited over the surface of the provided semiconductor body. Vias are etched through the dielectric material over source/drain regions in portions of the active area between the columns of gate stacks. First portions of sidewalls of such vias are formed over portions of adjacent columns of the gate stacks and second portions of the sidewalls of such vias are formed between adjacent columns of the gate stacks. The vias expose portions of the gate oxide layer over the source/drain regions. Source/drain contacts are formed in the vias, such formation comprising: forming spacers on the sidewalls of the regions of dielectric material; exposing the exposed portions of the gate oxide to an etch to remove such exposed portions of the gate oxide layer, such etch etching the gate oxide at a substantially higher etch rate that to the spacers; and forming conductive materials on the spacers and in contact with the source/drain regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1039515A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1039515A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1039515A23</originalsourceid><addsrcrecordid>eNrjZPAIzi8tSk7VTSlKzMxTSM7PK0lMLilWALJ9_YMVUlLLMpNTFRLzUhRyU0sy8lMU8tMUchPzStOAqkqLMvPSFUoyUhWKE3NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAoYGxpamhqaORMRFKAOWqMy4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Source-drain contacts in MOS device and method of manufacturing the same</title><source>esp@cenet</source><creator>TOEBBEN, DIRK</creator><creatorcontrib>TOEBBEN, DIRK</creatorcontrib><description>A method for forming source/drain contacts to source/drain regions of an array of transistors. The method includes providing a semiconductor body with a gate oxide layer over the surface of the semiconductor body. The gate oxide layer extends over active areas in the semiconductor body . Gate stacks are provided on the gate oxide layer in columns across the rows of active areas. A dielectric material is deposited over the surface of the provided semiconductor body. Vias are etched through the dielectric material over source/drain regions in portions of the active area between the columns of gate stacks. First portions of sidewalls of such vias are formed over portions of adjacent columns of the gate stacks and second portions of the sidewalls of such vias are formed between adjacent columns of the gate stacks. The vias expose portions of the gate oxide layer over the source/drain regions. Source/drain contacts are formed in the vias, such formation comprising: forming spacers on the sidewalls of the regions of dielectric material; exposing the exposed portions of the gate oxide to an etch to remove such exposed portions of the gate oxide layer, such etch etching the gate oxide at a substantially higher etch rate that to the spacers; and forming conductive materials on the spacers and in contact with the source/drain regions.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000927&amp;DB=EPODOC&amp;CC=EP&amp;NR=1039515A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000927&amp;DB=EPODOC&amp;CC=EP&amp;NR=1039515A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TOEBBEN, DIRK</creatorcontrib><title>Source-drain contacts in MOS device and method of manufacturing the same</title><description>A method for forming source/drain contacts to source/drain regions of an array of transistors. The method includes providing a semiconductor body with a gate oxide layer over the surface of the semiconductor body. The gate oxide layer extends over active areas in the semiconductor body . Gate stacks are provided on the gate oxide layer in columns across the rows of active areas. A dielectric material is deposited over the surface of the provided semiconductor body. Vias are etched through the dielectric material over source/drain regions in portions of the active area between the columns of gate stacks. First portions of sidewalls of such vias are formed over portions of adjacent columns of the gate stacks and second portions of the sidewalls of such vias are formed between adjacent columns of the gate stacks. The vias expose portions of the gate oxide layer over the source/drain regions. Source/drain contacts are formed in the vias, such formation comprising: forming spacers on the sidewalls of the regions of dielectric material; exposing the exposed portions of the gate oxide to an etch to remove such exposed portions of the gate oxide layer, such etch etching the gate oxide at a substantially higher etch rate that to the spacers; and forming conductive materials on the spacers and in contact with the source/drain regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAIzi8tSk7VTSlKzMxTSM7PK0lMLilWALJ9_YMVUlLLMpNTFRLzUhRyU0sy8lMU8tMUchPzStOAqkqLMvPSFUoyUhWKE3NTeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAoYGxpamhqaORMRFKAOWqMy4</recordid><startdate>20000927</startdate><enddate>20000927</enddate><creator>TOEBBEN, DIRK</creator><scope>EVB</scope></search><sort><creationdate>20000927</creationdate><title>Source-drain contacts in MOS device and method of manufacturing the same</title><author>TOEBBEN, DIRK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1039515A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TOEBBEN, DIRK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TOEBBEN, DIRK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Source-drain contacts in MOS device and method of manufacturing the same</title><date>2000-09-27</date><risdate>2000</risdate><abstract>A method for forming source/drain contacts to source/drain regions of an array of transistors. The method includes providing a semiconductor body with a gate oxide layer over the surface of the semiconductor body. The gate oxide layer extends over active areas in the semiconductor body . Gate stacks are provided on the gate oxide layer in columns across the rows of active areas. A dielectric material is deposited over the surface of the provided semiconductor body. Vias are etched through the dielectric material over source/drain regions in portions of the active area between the columns of gate stacks. First portions of sidewalls of such vias are formed over portions of adjacent columns of the gate stacks and second portions of the sidewalls of such vias are formed between adjacent columns of the gate stacks. The vias expose portions of the gate oxide layer over the source/drain regions. Source/drain contacts are formed in the vias, such formation comprising: forming spacers on the sidewalls of the regions of dielectric material; exposing the exposed portions of the gate oxide to an etch to remove such exposed portions of the gate oxide layer, such etch etching the gate oxide at a substantially higher etch rate that to the spacers; and forming conductive materials on the spacers and in contact with the source/drain regions.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1039515A2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Source-drain contacts in MOS device and method of manufacturing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T23%3A51%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TOEBBEN,%20DIRK&rft.date=2000-09-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1039515A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true