SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION

SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION

There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing. There is provided a computing unit for computing input data, and this computing...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KOTANI, KOJI, NOZAWA, TOSHIYUKI, IMAI, MAKOTO, OHMI, TADAHIRO, FUJIBAYASHI, MASANORI, NITTA, TAKAHISA, SHIBATA, TADASHI
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KOTANI, KOJI
NOZAWA, TOSHIYUKI
IMAI, MAKOTO
OHMI, TADAHIRO
FUJIBAYASHI, MASANORI
NITTA, TAKAHISA
SHIBATA, TADASHI
description There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing. There is provided a computing unit for computing input data, and this computing unit computes input digit data within a computation time unit and outputs a computation result representing a result obtained by the computation, and if a carry is generated in the computation a computation circuit (adders 1-3) for outputting carry data representing this carry, and delay means (memory 4) for delaying the computation result from the computation circuit by one computation time unit, are provided.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1039372A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1039372A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1039372A13</originalsourceid><addsrcrecordid>eNrjZAgMdvX1dPb3cwl1DvEPUnD2DHIO9QxRcAOyHYM8Qzx8XUM8nRX8A1yDHEM8_f0UHP1cFIBiHv4uCv5uWJXwMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBDA2NLY3MjR0NjIpQAAGuvLyo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION</title><source>esp@cenet</source><creator>KOTANI, KOJI ; NOZAWA, TOSHIYUKI ; IMAI, MAKOTO ; OHMI, TADAHIRO ; FUJIBAYASHI, MASANORI ; NITTA, TAKAHISA ; SHIBATA, TADASHI</creator><creatorcontrib>KOTANI, KOJI ; NOZAWA, TOSHIYUKI ; IMAI, MAKOTO ; OHMI, TADAHIRO ; FUJIBAYASHI, MASANORI ; NITTA, TAKAHISA ; SHIBATA, TADASHI</creatorcontrib><description>There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing. There is provided a computing unit for computing input data, and this computing unit computes input digit data within a computation time unit and outputs a computation result representing a result obtained by the computation, and if a carry is generated in the computation a computation circuit (adders 1-3) for outputting carry data representing this carry, and delay means (memory 4) for delaying the computation result from the computation circuit by one computation time unit, are provided.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000927&amp;DB=EPODOC&amp;CC=EP&amp;NR=1039372A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000927&amp;DB=EPODOC&amp;CC=EP&amp;NR=1039372A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOTANI, KOJI</creatorcontrib><creatorcontrib>NOZAWA, TOSHIYUKI</creatorcontrib><creatorcontrib>IMAI, MAKOTO</creatorcontrib><creatorcontrib>OHMI, TADAHIRO</creatorcontrib><creatorcontrib>FUJIBAYASHI, MASANORI</creatorcontrib><creatorcontrib>NITTA, TAKAHISA</creatorcontrib><creatorcontrib>SHIBATA, TADASHI</creatorcontrib><title>SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION</title><description>There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing. There is provided a computing unit for computing input data, and this computing unit computes input digit data within a computation time unit and outputs a computation result representing a result obtained by the computation, and if a carry is generated in the computation a computation circuit (adders 1-3) for outputting carry data representing this carry, and delay means (memory 4) for delaying the computation result from the computation circuit by one computation time unit, are provided.</description><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgMdvX1dPb3cwl1DvEPUnD2DHIO9QxRcAOyHYM8Qzx8XUM8nRX8A1yDHEM8_f0UHP1cFIBiHv4uCv5uWJXwMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JJ41wBDA2NLY3MjR0NjIpQAAGuvLyo</recordid><startdate>20000927</startdate><enddate>20000927</enddate><creator>KOTANI, KOJI</creator><creator>NOZAWA, TOSHIYUKI</creator><creator>IMAI, MAKOTO</creator><creator>OHMI, TADAHIRO</creator><creator>FUJIBAYASHI, MASANORI</creator><creator>NITTA, TAKAHISA</creator><creator>SHIBATA, TADASHI</creator><scope>EVB</scope></search><sort><creationdate>20000927</creationdate><title>SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION</title><author>KOTANI, KOJI ; NOZAWA, TOSHIYUKI ; IMAI, MAKOTO ; OHMI, TADAHIRO ; FUJIBAYASHI, MASANORI ; NITTA, TAKAHISA ; SHIBATA, TADASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1039372A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KOTANI, KOJI</creatorcontrib><creatorcontrib>NOZAWA, TOSHIYUKI</creatorcontrib><creatorcontrib>IMAI, MAKOTO</creatorcontrib><creatorcontrib>OHMI, TADAHIRO</creatorcontrib><creatorcontrib>FUJIBAYASHI, MASANORI</creatorcontrib><creatorcontrib>NITTA, TAKAHISA</creatorcontrib><creatorcontrib>SHIBATA, TADASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOTANI, KOJI</au><au>NOZAWA, TOSHIYUKI</au><au>IMAI, MAKOTO</au><au>OHMI, TADAHIRO</au><au>FUJIBAYASHI, MASANORI</au><au>NITTA, TAKAHISA</au><au>SHIBATA, TADASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION</title><date>2000-09-27</date><risdate>2000</risdate><abstract>There is provided a semiconductor circuit for arithmetic processing and an arithmetic processing method that can increase the rate of processing data and reduces the area of a circuit by suppressing wasteful processing. There is provided a computing unit for computing input data, and this computing unit computes input digit data within a computation time unit and outputs a computation result representing a result obtained by the computation, and if a carry is generated in the computation a computation circuit (adders 1-3) for outputting carry data representing this carry, and delay means (memory 4) for delaying the computation result from the computation circuit by one computation time unit, are provided.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1039372A1
source esp@cenet
subjects CALCULATING
COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title SEMICONDUCTOR CIRCUIT FOR ARITHMETIC OPERATION AND METHOD OF ARITHMETIC OPERATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T09%3A11%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOTANI,%20KOJI&rft.date=2000-09-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1039372A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true