Decoding apparatus, data reproduction apparatus, and decoding method

A decoding apparatus and data reproduction apparatus which can perform correction of 1T and 2T which inherently cannot exist as EFM signals, reduce processing of an error correction circuit, and improve the playability. Provision is made of an EFM block containing a correction portion for detecting...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HASHIMOTO, MINORU, MIMACHI, NOBUMASA, KIMURA, HIROMASA
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HASHIMOTO, MINORU
MIMACHI, NOBUMASA
KIMURA, HIROMASA
description A decoding apparatus and data reproduction apparatus which can perform correction of 1T and 2T which inherently cannot exist as EFM signals, reduce processing of an error correction circuit, and improve the playability. Provision is made of an EFM block containing a correction portion for detecting an edge of an RF signal converted to a binary format by the PLL asymmetry correction circuit for NRZ conversion, using a clock generated in the digital PLL circuit for synchronization, detecting 1T and 2T (T is a channel clock period), which inherently cannot exist as EFM signals in format, generated at the time of synchronization, correcting the detected 1T and 2T signals to 0 or 3T in accordance with predetermined conditions to remove the 1T and 2T from the RF signal, and modulating the RF signal from which the 1T and 2T have been removed by EFM and a demodulation circuit for demodulating by EFM a signal after modulation by EFM.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP1022858B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP1022858B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP1022858B13</originalsourceid><addsrcrecordid>eNrjZHBxSU3OT8nMS1dILChILEosKS3WUUhJLElUKEotKMpPKU0uyczPQ5ZMzEtRSIFpyk0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BhgZGRhamFk6GxkQoAQBT9jJp</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Decoding apparatus, data reproduction apparatus, and decoding method</title><source>esp@cenet</source><creator>HASHIMOTO, MINORU ; MIMACHI, NOBUMASA ; KIMURA, HIROMASA</creator><creatorcontrib>HASHIMOTO, MINORU ; MIMACHI, NOBUMASA ; KIMURA, HIROMASA</creatorcontrib><description>A decoding apparatus and data reproduction apparatus which can perform correction of 1T and 2T which inherently cannot exist as EFM signals, reduce processing of an error correction circuit, and improve the playability. Provision is made of an EFM block containing a correction portion for detecting an edge of an RF signal converted to a binary format by the PLL asymmetry correction circuit for NRZ conversion, using a clock generated in the digital PLL circuit for synchronization, detecting 1T and 2T (T is a channel clock period), which inherently cannot exist as EFM signals in format, generated at the time of synchronization, correcting the detected 1T and 2T signals to 0 or 3T in accordance with predetermined conditions to remove the 1T and 2T from the RF signal, and modulating the RF signal from which the 1T and 2T have been removed by EFM and a demodulation circuit for demodulating by EFM a signal after modulation by EFM.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY ; INFORMATION STORAGE ; INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110907&amp;DB=EPODOC&amp;CC=EP&amp;NR=1022858B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110907&amp;DB=EPODOC&amp;CC=EP&amp;NR=1022858B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HASHIMOTO, MINORU</creatorcontrib><creatorcontrib>MIMACHI, NOBUMASA</creatorcontrib><creatorcontrib>KIMURA, HIROMASA</creatorcontrib><title>Decoding apparatus, data reproduction apparatus, and decoding method</title><description>A decoding apparatus and data reproduction apparatus which can perform correction of 1T and 2T which inherently cannot exist as EFM signals, reduce processing of an error correction circuit, and improve the playability. Provision is made of an EFM block containing a correction portion for detecting an edge of an RF signal converted to a binary format by the PLL asymmetry correction circuit for NRZ conversion, using a clock generated in the digital PLL circuit for synchronization, detecting 1T and 2T (T is a channel clock period), which inherently cannot exist as EFM signals in format, generated at the time of synchronization, correcting the detected 1T and 2T signals to 0 or 3T in accordance with predetermined conditions to remove the 1T and 2T from the RF signal, and modulating the RF signal from which the 1T and 2T have been removed by EFM and a demodulation circuit for demodulating by EFM a signal after modulation by EFM.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBxSU3OT8nMS1dILChILEosKS3WUUhJLElUKEotKMpPKU0uyczPQ5ZMzEtRSIFpyk0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BhgZGRhamFk6GxkQoAQBT9jJp</recordid><startdate>20110907</startdate><enddate>20110907</enddate><creator>HASHIMOTO, MINORU</creator><creator>MIMACHI, NOBUMASA</creator><creator>KIMURA, HIROMASA</creator><scope>EVB</scope></search><sort><creationdate>20110907</creationdate><title>Decoding apparatus, data reproduction apparatus, and decoding method</title><author>HASHIMOTO, MINORU ; MIMACHI, NOBUMASA ; KIMURA, HIROMASA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP1022858B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2011</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HASHIMOTO, MINORU</creatorcontrib><creatorcontrib>MIMACHI, NOBUMASA</creatorcontrib><creatorcontrib>KIMURA, HIROMASA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HASHIMOTO, MINORU</au><au>MIMACHI, NOBUMASA</au><au>KIMURA, HIROMASA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Decoding apparatus, data reproduction apparatus, and decoding method</title><date>2011-09-07</date><risdate>2011</risdate><abstract>A decoding apparatus and data reproduction apparatus which can perform correction of 1T and 2T which inherently cannot exist as EFM signals, reduce processing of an error correction circuit, and improve the playability. Provision is made of an EFM block containing a correction portion for detecting an edge of an RF signal converted to a binary format by the PLL asymmetry correction circuit for NRZ conversion, using a clock generated in the digital PLL circuit for synchronization, detecting 1T and 2T (T is a channel clock period), which inherently cannot exist as EFM signals in format, generated at the time of synchronization, correcting the detected 1T and 2T signals to 0 or 3T in accordance with predetermined conditions to remove the 1T and 2T from the RF signal, and modulating the RF signal from which the 1T and 2T have been removed by EFM and a demodulation circuit for demodulating by EFM a signal after modulation by EFM.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP1022858B1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
INFORMATION STORAGE
INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER
PHYSICS
title Decoding apparatus, data reproduction apparatus, and decoding method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T06%3A01%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HASHIMOTO,%20MINORU&rft.date=2011-09-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP1022858B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true