Inverse transport processor with memory address circuitry

Inverse transport processor with memory address circuitry

The present invention relates to an apparatus in an audio / video signal transport processor for processing signal including time division multiplexed packets of program components with respective packets including a payload of component data and a header with a component identifier. The apparatus i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRIDGEWATER, KEVIN ELLIOT, DEISS, MICHAEL SCOTT
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRIDGEWATER, KEVIN ELLIOT
DEISS, MICHAEL SCOTT
description The present invention relates to an apparatus in an audio / video signal transport processor for processing signal including time division multiplexed packets of program components with respective packets including a payload of component data and a header with a component identifier. The apparatus includes direct memory access circuits (78 - 98) responsive to detected said identifiers for generating mutually exclusive direct memory access address sequences to write payloads of component data in mutually exclusive blocks of said buffer memory. This invention is used in an inverse transport processor.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0971538A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0971538A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0971538A23</originalsourceid><addsrcrecordid>eNrjZLD0zCtLLSpOVSgpSswrLsgvKlEoKMpPTi0uzi9SKM8syVDITc3NL6pUSExJKQKKKiRnFiWXZpYUVfIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAANLc0NTYwtHI2MilAAAVvwvTg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Inverse transport processor with memory address circuitry</title><source>esp@cenet</source><creator>BRIDGEWATER, KEVIN ELLIOT ; DEISS, MICHAEL SCOTT</creator><creatorcontrib>BRIDGEWATER, KEVIN ELLIOT ; DEISS, MICHAEL SCOTT</creatorcontrib><description>The present invention relates to an apparatus in an audio / video signal transport processor for processing signal including time division multiplexed packets of program components with respective packets including a payload of component data and a header with a component identifier. The apparatus includes direct memory access circuits (78 - 98) responsive to detected said identifiers for generating mutually exclusive direct memory access address sequences to write payloads of component data in mutually exclusive blocks of said buffer memory. This invention is used in an inverse transport processor.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000112&amp;DB=EPODOC&amp;CC=EP&amp;NR=0971538A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000112&amp;DB=EPODOC&amp;CC=EP&amp;NR=0971538A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRIDGEWATER, KEVIN ELLIOT</creatorcontrib><creatorcontrib>DEISS, MICHAEL SCOTT</creatorcontrib><title>Inverse transport processor with memory address circuitry</title><description>The present invention relates to an apparatus in an audio / video signal transport processor for processing signal including time division multiplexed packets of program components with respective packets including a payload of component data and a header with a component identifier. The apparatus includes direct memory access circuits (78 - 98) responsive to detected said identifiers for generating mutually exclusive direct memory access address sequences to write payloads of component data in mutually exclusive blocks of said buffer memory. This invention is used in an inverse transport processor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0zCtLLSpOVSgpSswrLsgvKlEoKMpPTi0uzi9SKM8syVDITc3NL6pUSExJKQKKKiRnFiWXZpYUVfIwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAANLc0NTYwtHI2MilAAAVvwvTg</recordid><startdate>20000112</startdate><enddate>20000112</enddate><creator>BRIDGEWATER, KEVIN ELLIOT</creator><creator>DEISS, MICHAEL SCOTT</creator><scope>EVB</scope></search><sort><creationdate>20000112</creationdate><title>Inverse transport processor with memory address circuitry</title><author>BRIDGEWATER, KEVIN ELLIOT ; DEISS, MICHAEL SCOTT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0971538A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>BRIDGEWATER, KEVIN ELLIOT</creatorcontrib><creatorcontrib>DEISS, MICHAEL SCOTT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRIDGEWATER, KEVIN ELLIOT</au><au>DEISS, MICHAEL SCOTT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Inverse transport processor with memory address circuitry</title><date>2000-01-12</date><risdate>2000</risdate><abstract>The present invention relates to an apparatus in an audio / video signal transport processor for processing signal including time division multiplexed packets of program components with respective packets including a payload of component data and a header with a component identifier. The apparatus includes direct memory access circuits (78 - 98) responsive to detected said identifiers for generating mutually exclusive direct memory access address sequences to write payloads of component data in mutually exclusive blocks of said buffer memory. This invention is used in an inverse transport processor.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0971538A2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
title Inverse transport processor with memory address circuitry
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T12%3A08%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRIDGEWATER,%20KEVIN%20ELLIOT&rft.date=2000-01-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0971538A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true