Methods for protecting device components from chemical mechanical polish induced defects

A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GOTH, GEORGE R, FIEGL, BERNHARD, WILLE, WILLIAM C, SENDELBACH, MATTHEW J, PARRIES, PAUL, LEVY, MAX G, BERGNER, WOLFGANG, WANG, TING-HAO, WITTMANN, JUERGEN
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GOTH, GEORGE R
FIEGL, BERNHARD
WILLE, WILLIAM C
SENDELBACH, MATTHEW J
PARRIES, PAUL
LEVY, MAX G
BERGNER, WOLFGANG
WANG, TING-HAO
WITTMANN, JUERGEN
description A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The method includes planarizing the polysilicon layer down to at least a surface of the dielectric layer using the CMP to expose a first region of the dielectric layer. The method further includes etching partially through the first region of the dielectric layer using first etch parameters. The first etch parameters include an etchant source gas that is substantially selective to the pad nitride layer to prevent the pad nitride layer from being etched through even in the presence of a CMP defect. Additionally, there is also included removing the polysilicon layer after the etching partially through the first region of the dielectric layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0910117B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0910117B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0910117B13</originalsourceid><addsrcrecordid>eNqNjDEKAjEQRbexEPUOcwFhg4XYKis2goWF3RImPyaQZEISPb9BPIDV-8X7bzk8rmhOTCUrhXKRBm4-Pcng7RnEErMkpNaFIpHYIXrWgSLY6fSdWYKvjnwyL4bpT9sbdT0srA4Vmx9XA52n--myRZYZNWtGQpun23hQo1L7o9r9oXwAcVU6Vw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods for protecting device components from chemical mechanical polish induced defects</title><source>esp@cenet</source><creator>GOTH, GEORGE R ; FIEGL, BERNHARD ; WILLE, WILLIAM C ; SENDELBACH, MATTHEW J ; PARRIES, PAUL ; LEVY, MAX G ; BERGNER, WOLFGANG ; WANG, TING-HAO ; WITTMANN, JUERGEN</creator><creatorcontrib>GOTH, GEORGE R ; FIEGL, BERNHARD ; WILLE, WILLIAM C ; SENDELBACH, MATTHEW J ; PARRIES, PAUL ; LEVY, MAX G ; BERGNER, WOLFGANG ; WANG, TING-HAO ; WITTMANN, JUERGEN</creatorcontrib><description>A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The method includes planarizing the polysilicon layer down to at least a surface of the dielectric layer using the CMP to expose a first region of the dielectric layer. The method further includes etching partially through the first region of the dielectric layer using first etch parameters. The first etch parameters include an etchant source gas that is substantially selective to the pad nitride layer to prevent the pad nitride layer from being etched through even in the presence of a CMP defect. Additionally, there is also included removing the polysilicon layer after the etching partially through the first region of the dielectric layer.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020904&amp;DB=EPODOC&amp;CC=EP&amp;NR=0910117B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020904&amp;DB=EPODOC&amp;CC=EP&amp;NR=0910117B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOTH, GEORGE R</creatorcontrib><creatorcontrib>FIEGL, BERNHARD</creatorcontrib><creatorcontrib>WILLE, WILLIAM C</creatorcontrib><creatorcontrib>SENDELBACH, MATTHEW J</creatorcontrib><creatorcontrib>PARRIES, PAUL</creatorcontrib><creatorcontrib>LEVY, MAX G</creatorcontrib><creatorcontrib>BERGNER, WOLFGANG</creatorcontrib><creatorcontrib>WANG, TING-HAO</creatorcontrib><creatorcontrib>WITTMANN, JUERGEN</creatorcontrib><title>Methods for protecting device components from chemical mechanical polish induced defects</title><description>A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The method includes planarizing the polysilicon layer down to at least a surface of the dielectric layer using the CMP to expose a first region of the dielectric layer. The method further includes etching partially through the first region of the dielectric layer using first etch parameters. The first etch parameters include an etchant source gas that is substantially selective to the pad nitride layer to prevent the pad nitride layer from being etched through even in the presence of a CMP defect. Additionally, there is also included removing the polysilicon layer after the etching partially through the first region of the dielectric layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDEKAjEQRbexEPUOcwFhg4XYKis2goWF3RImPyaQZEISPb9BPIDV-8X7bzk8rmhOTCUrhXKRBm4-Pcng7RnEErMkpNaFIpHYIXrWgSLY6fSdWYKvjnwyL4bpT9sbdT0srA4Vmx9XA52n--myRZYZNWtGQpun23hQo1L7o9r9oXwAcVU6Vw</recordid><startdate>20020904</startdate><enddate>20020904</enddate><creator>GOTH, GEORGE R</creator><creator>FIEGL, BERNHARD</creator><creator>WILLE, WILLIAM C</creator><creator>SENDELBACH, MATTHEW J</creator><creator>PARRIES, PAUL</creator><creator>LEVY, MAX G</creator><creator>BERGNER, WOLFGANG</creator><creator>WANG, TING-HAO</creator><creator>WITTMANN, JUERGEN</creator><scope>EVB</scope></search><sort><creationdate>20020904</creationdate><title>Methods for protecting device components from chemical mechanical polish induced defects</title><author>GOTH, GEORGE R ; FIEGL, BERNHARD ; WILLE, WILLIAM C ; SENDELBACH, MATTHEW J ; PARRIES, PAUL ; LEVY, MAX G ; BERGNER, WOLFGANG ; WANG, TING-HAO ; WITTMANN, JUERGEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0910117B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GOTH, GEORGE R</creatorcontrib><creatorcontrib>FIEGL, BERNHARD</creatorcontrib><creatorcontrib>WILLE, WILLIAM C</creatorcontrib><creatorcontrib>SENDELBACH, MATTHEW J</creatorcontrib><creatorcontrib>PARRIES, PAUL</creatorcontrib><creatorcontrib>LEVY, MAX G</creatorcontrib><creatorcontrib>BERGNER, WOLFGANG</creatorcontrib><creatorcontrib>WANG, TING-HAO</creatorcontrib><creatorcontrib>WITTMANN, JUERGEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOTH, GEORGE R</au><au>FIEGL, BERNHARD</au><au>WILLE, WILLIAM C</au><au>SENDELBACH, MATTHEW J</au><au>PARRIES, PAUL</au><au>LEVY, MAX G</au><au>BERGNER, WOLFGANG</au><au>WANG, TING-HAO</au><au>WITTMANN, JUERGEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods for protecting device components from chemical mechanical polish induced defects</title><date>2002-09-04</date><risdate>2002</risdate><abstract>A method for preventing CMP-induced (chemical-mechanical polish) damage to a substrate disposed below a pad nitride layer of a mesa. The pad nitride layer is disposed below a conformally deposited dielectric layer. The dielectric layer is disposed below a conformally deposited polysilicon layer. The method includes planarizing the polysilicon layer down to at least a surface of the dielectric layer using the CMP to expose a first region of the dielectric layer. The method further includes etching partially through the first region of the dielectric layer using first etch parameters. The first etch parameters include an etchant source gas that is substantially selective to the pad nitride layer to prevent the pad nitride layer from being etched through even in the presence of a CMP defect. Additionally, there is also included removing the polysilicon layer after the etching partially through the first region of the dielectric layer.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0910117B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Methods for protecting device components from chemical mechanical polish induced defects
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T03%3A16%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOTH,%20GEORGE%20R&rft.date=2002-09-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0910117B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true