Memory interface device and memory address generation device

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NINOMIYA, KAZUKI, AKIYAMA, TSUYOSHI, MIKI, YOICHIRO, SOWAKA, KENTA, TOKUNAGA, NAOYA, YAGUCHI, YUJI, TANI, MASAHIRO, MIYAGUCHI, HIROSHI, ADACHI, KENYA
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NINOMIYA, KAZUKI
AKIYAMA, TSUYOSHI
MIKI, YOICHIRO
SOWAKA, KENTA
TOKUNAGA, NAOYA
YAGUCHI, YUJI
TANI, MASAHIRO
MIYAGUCHI, HIROSHI
ADACHI, KENYA
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0908827B8</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0908827B8</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0908827B83</originalsourceid><addsrcrecordid>eNrjZLDxTc3NL6pUyMwrSS1KS0xOVUhJLcsEUol5KQq5ELnElJSi1OJihfTUvNSixJLM_DyoIh4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pcADQuL7Uk3jXAwNLAwsLI3MnCmAglAJs-L6c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory interface device and memory address generation device</title><source>esp@cenet</source><creator>NINOMIYA, KAZUKI ; AKIYAMA, TSUYOSHI ; MIKI, YOICHIRO ; SOWAKA, KENTA ; TOKUNAGA, NAOYA ; YAGUCHI, YUJI ; TANI, MASAHIRO ; MIYAGUCHI, HIROSHI ; ADACHI, KENYA</creator><creatorcontrib>NINOMIYA, KAZUKI ; AKIYAMA, TSUYOSHI ; MIKI, YOICHIRO ; SOWAKA, KENTA ; TOKUNAGA, NAOYA ; YAGUCHI, YUJI ; TANI, MASAHIRO ; MIYAGUCHI, HIROSHI ; ADACHI, KENYA</creatorcontrib><language>eng ; fre ; ger</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; CALCULATING ; COMPUTING ; COUNTING ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; SEALS</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070509&amp;DB=EPODOC&amp;CC=EP&amp;NR=0908827B8$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070509&amp;DB=EPODOC&amp;CC=EP&amp;NR=0908827B8$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NINOMIYA, KAZUKI</creatorcontrib><creatorcontrib>AKIYAMA, TSUYOSHI</creatorcontrib><creatorcontrib>MIKI, YOICHIRO</creatorcontrib><creatorcontrib>SOWAKA, KENTA</creatorcontrib><creatorcontrib>TOKUNAGA, NAOYA</creatorcontrib><creatorcontrib>YAGUCHI, YUJI</creatorcontrib><creatorcontrib>TANI, MASAHIRO</creatorcontrib><creatorcontrib>MIYAGUCHI, HIROSHI</creatorcontrib><creatorcontrib>ADACHI, KENYA</creatorcontrib><title>Memory interface device and memory address generation device</title><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDxTc3NL6pUyMwrSS1KS0xOVUhJLcsEUol5KQq5ELnElJSi1OJihfTUvNSixJLM_DyoIh4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pcADQuL7Uk3jXAwNLAwsLI3MnCmAglAJs-L6c</recordid><startdate>20070509</startdate><enddate>20070509</enddate><creator>NINOMIYA, KAZUKI</creator><creator>AKIYAMA, TSUYOSHI</creator><creator>MIKI, YOICHIRO</creator><creator>SOWAKA, KENTA</creator><creator>TOKUNAGA, NAOYA</creator><creator>YAGUCHI, YUJI</creator><creator>TANI, MASAHIRO</creator><creator>MIYAGUCHI, HIROSHI</creator><creator>ADACHI, KENYA</creator><scope>EVB</scope></search><sort><creationdate>20070509</creationdate><title>Memory interface device and memory address generation device</title><author>NINOMIYA, KAZUKI ; AKIYAMA, TSUYOSHI ; MIKI, YOICHIRO ; SOWAKA, KENTA ; TOKUNAGA, NAOYA ; YAGUCHI, YUJI ; TANI, MASAHIRO ; MIYAGUCHI, HIROSHI ; ADACHI, KENYA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0908827B83</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2007</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>NINOMIYA, KAZUKI</creatorcontrib><creatorcontrib>AKIYAMA, TSUYOSHI</creatorcontrib><creatorcontrib>MIKI, YOICHIRO</creatorcontrib><creatorcontrib>SOWAKA, KENTA</creatorcontrib><creatorcontrib>TOKUNAGA, NAOYA</creatorcontrib><creatorcontrib>YAGUCHI, YUJI</creatorcontrib><creatorcontrib>TANI, MASAHIRO</creatorcontrib><creatorcontrib>MIYAGUCHI, HIROSHI</creatorcontrib><creatorcontrib>ADACHI, KENYA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NINOMIYA, KAZUKI</au><au>AKIYAMA, TSUYOSHI</au><au>MIKI, YOICHIRO</au><au>SOWAKA, KENTA</au><au>TOKUNAGA, NAOYA</au><au>YAGUCHI, YUJI</au><au>TANI, MASAHIRO</au><au>MIYAGUCHI, HIROSHI</au><au>ADACHI, KENYA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory interface device and memory address generation device</title><date>2007-05-09</date><risdate>2007</risdate><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0908827B8
source esp@cenet
subjects ADVERTISING
ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION
CALCULATING
COMPUTING
COUNTING
CRYPTOGRAPHY
DISPLAY
EDUCATION
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
SEALS
title Memory interface device and memory address generation device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T06%3A00%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NINOMIYA,%20KAZUKI&rft.date=2007-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0908827B8%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true