MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER
A mechanism for maintaining a consistent, periodically updated state in main memory without constraining normal computer operation is provided, thereby enabling a computer system to recover from faults without loss of data or processing continuity. In a typical computer system, a processor and input...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | STIFFLER, JACK, J |
| description | A mechanism for maintaining a consistent, periodically updated state in main memory without constraining normal computer operation is provided, thereby enabling a computer system to recover from faults without loss of data or processing continuity. In a typical computer system, a processor and input/output elements are connected to a main memory subsystem that includes a primary memory. In embodiments of the present invention, a read buffer is also appended to this main memory subsystem. During normal processing, a pre-image of data written to the primary memory may be captured by the read buffer. Data captured in the read buffer can restore the system to a previous checkpoint. This structure and protocol can guarantee a consistent state in main memory, thus enabling fault-tolerant operation. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0900420B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0900420B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0900420B13</originalsourceid><addsrcrecordid>eNqNy78KwjAQgPEuDqK-w71AIf5ZHNP0YoNNLlwvQ6dSNE6ihfr-iKC707d8v2Vx9doF8OiJe-j6TtCDDjWYBs05kgviwgkik5ChFiwxWJ1aKYVaZB0EDPmYBPmnU_cRGhh1DVWyFnldLG7jfc6bb1cFWBTTlHl6Dnmexkt-5NeAUR2VOuxUtd3_sbwBEho0Sw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER</title><source>esp@cenet</source><creator>STIFFLER, JACK, J</creator><creatorcontrib>STIFFLER, JACK, J</creatorcontrib><description>A mechanism for maintaining a consistent, periodically updated state in main memory without constraining normal computer operation is provided, thereby enabling a computer system to recover from faults without loss of data or processing continuity. In a typical computer system, a processor and input/output elements are connected to a main memory subsystem that includes a primary memory. In embodiments of the present invention, a read buffer is also appended to this main memory subsystem. During normal processing, a pre-image of data written to the primary memory may be captured by the read buffer. Data captured in the read buffer can restore the system to a previous checkpoint. This structure and protocol can guarantee a consistent state in main memory, thus enabling fault-tolerant operation.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010718&DB=EPODOC&CC=EP&NR=0900420B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010718&DB=EPODOC&CC=EP&NR=0900420B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>STIFFLER, JACK, J</creatorcontrib><title>MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER</title><description>A mechanism for maintaining a consistent, periodically updated state in main memory without constraining normal computer operation is provided, thereby enabling a computer system to recover from faults without loss of data or processing continuity. In a typical computer system, a processor and input/output elements are connected to a main memory subsystem that includes a primary memory. In embodiments of the present invention, a read buffer is also appended to this main memory subsystem. During normal processing, a pre-image of data written to the primary memory may be captured by the read buffer. Data captured in the read buffer can restore the system to a previous checkpoint. This structure and protocol can guarantee a consistent state in main memory, thus enabling fault-tolerant operation.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy78KwjAQgPEuDqK-w71AIf5ZHNP0YoNNLlwvQ6dSNE6ihfr-iKC707d8v2Vx9doF8OiJe-j6TtCDDjWYBs05kgviwgkik5ChFiwxWJ1aKYVaZB0EDPmYBPmnU_cRGhh1DVWyFnldLG7jfc6bb1cFWBTTlHl6Dnmexkt-5NeAUR2VOuxUtd3_sbwBEho0Sw</recordid><startdate>20010718</startdate><enddate>20010718</enddate><creator>STIFFLER, JACK, J</creator><scope>EVB</scope></search><sort><creationdate>20010718</creationdate><title>MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER</title><author>STIFFLER, JACK, J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0900420B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2001</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>STIFFLER, JACK, J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>STIFFLER, JACK, J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER</title><date>2001-07-18</date><risdate>2001</risdate><abstract>A mechanism for maintaining a consistent, periodically updated state in main memory without constraining normal computer operation is provided, thereby enabling a computer system to recover from faults without loss of data or processing continuity. In a typical computer system, a processor and input/output elements are connected to a main memory subsystem that includes a primary memory. In embodiments of the present invention, a read buffer is also appended to this main memory subsystem. During normal processing, a pre-image of data written to the primary memory may be captured by the read buffer. Data captured in the read buffer can restore the system to a previous checkpoint. This structure and protocol can guarantee a consistent state in main memory, thus enabling fault-tolerant operation.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP0900420B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | MAIN MEMORY SYSTEM AND CHECKPOINTING PROTOCOL FOR FAULT-TOLERANT COMPUTER SYSTEM USING A READ BUFFER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T18%3A02%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=STIFFLER,%20JACK,%20J&rft.date=2001-07-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0900420B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |