Pipeline decoding system

In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :a token generator responsive to a data stream received via said input for generating an interactive interfaci...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FINCH, HELEN ROSEMARY, SOTHERAN, MARTIN WILLIAM, BOYD, KEVIN JAMES, ROBBINS, WILLIAM PHILIP, WISE, ADRIAN PHILIP
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FINCH, HELEN ROSEMARY
SOTHERAN, MARTIN WILLIAM
BOYD, KEVIN JAMES
ROBBINS, WILLIAM PHILIP
WISE, ADRIAN PHILIP
description In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :a token generator responsive to a data stream received via said input for generating an interactive interfacing control token, defining a universal adaptation unit, for data functions among said processing stages, wherein said token is variable in length and is transmitted serially through said processing stages of said pipeline, and wherein said token is altered by a said processing stage ;a first two wire interface disposed between a preceding member and a succeeding member of a pair of adjacent stages comprising an input data storage device (LDIN) and an output data storage device (LDOUT) in each member of said pair, with an output data storage device of the preceding member connected to an input data storage device of the succeeding member, the combination comprising :validation circuitry in each said member to generate a validation signal (IN_VALID, OUT_VALID) with a first state when data stored therein is valid and with a second state when data stored therein is invalid, said state defining the respective members ability to accept data;said validation circuitry having at least one validation storage device (LVOUT) to store said validation signal of the respective member of said pair ;said pair of stages being connected by an acceptance line which conveys an acceptance signal (IN_ACCEPT, OUT_ACCEPT) indicative of the ability of said succeeding member to load data stored in said preceding member ; andsaid data storage devices (LDOUT) and validation storage devices (LVOUT) being connected to enabling circuitry to generate an enabling signal to enable loading of data and validation signals into said respective storage devices ;whereby said processing stages are afforded enhanced flexibility in the processing of data.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0884910B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0884910B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0884910B13</originalsourceid><addsrcrecordid>eNrjZJAIyCxIzcnMS1VISU3OT8nMS1coriwuSc3lYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGFhYmloYGTobGRCgBALvJIf0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Pipeline decoding system</title><source>esp@cenet</source><creator>FINCH, HELEN ROSEMARY ; SOTHERAN, MARTIN WILLIAM ; BOYD, KEVIN JAMES ; ROBBINS, WILLIAM PHILIP ; WISE, ADRIAN PHILIP</creator><creatorcontrib>FINCH, HELEN ROSEMARY ; SOTHERAN, MARTIN WILLIAM ; BOYD, KEVIN JAMES ; ROBBINS, WILLIAM PHILIP ; WISE, ADRIAN PHILIP</creatorcontrib><description>In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :a token generator responsive to a data stream received via said input for generating an interactive interfacing control token, defining a universal adaptation unit, for data functions among said processing stages, wherein said token is variable in length and is transmitted serially through said processing stages of said pipeline, and wherein said token is altered by a said processing stage ;a first two wire interface disposed between a preceding member and a succeeding member of a pair of adjacent stages comprising an input data storage device (LDIN) and an output data storage device (LDOUT) in each member of said pair, with an output data storage device of the preceding member connected to an input data storage device of the succeeding member, the combination comprising :validation circuitry in each said member to generate a validation signal (IN_VALID, OUT_VALID) with a first state when data stored therein is valid and with a second state when data stored therein is invalid, said state defining the respective members ability to accept data;said validation circuitry having at least one validation storage device (LVOUT) to store said validation signal of the respective member of said pair ;said pair of stages being connected by an acceptance line which conveys an acceptance signal (IN_ACCEPT, OUT_ACCEPT) indicative of the ability of said succeeding member to load data stored in said preceding member ; andsaid data storage devices (LDOUT) and validation storage devices (LVOUT) being connected to enabling circuitry to generate an enabling signal to enable loading of data and validation signals into said respective storage devices ;whereby said processing stages are afforded enhanced flexibility in the processing of data.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010509&amp;DB=EPODOC&amp;CC=EP&amp;NR=0884910B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010509&amp;DB=EPODOC&amp;CC=EP&amp;NR=0884910B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FINCH, HELEN ROSEMARY</creatorcontrib><creatorcontrib>SOTHERAN, MARTIN WILLIAM</creatorcontrib><creatorcontrib>BOYD, KEVIN JAMES</creatorcontrib><creatorcontrib>ROBBINS, WILLIAM PHILIP</creatorcontrib><creatorcontrib>WISE, ADRIAN PHILIP</creatorcontrib><title>Pipeline decoding system</title><description>In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :a token generator responsive to a data stream received via said input for generating an interactive interfacing control token, defining a universal adaptation unit, for data functions among said processing stages, wherein said token is variable in length and is transmitted serially through said processing stages of said pipeline, and wherein said token is altered by a said processing stage ;a first two wire interface disposed between a preceding member and a succeeding member of a pair of adjacent stages comprising an input data storage device (LDIN) and an output data storage device (LDOUT) in each member of said pair, with an output data storage device of the preceding member connected to an input data storage device of the succeeding member, the combination comprising :validation circuitry in each said member to generate a validation signal (IN_VALID, OUT_VALID) with a first state when data stored therein is valid and with a second state when data stored therein is invalid, said state defining the respective members ability to accept data;said validation circuitry having at least one validation storage device (LVOUT) to store said validation signal of the respective member of said pair ;said pair of stages being connected by an acceptance line which conveys an acceptance signal (IN_ACCEPT, OUT_ACCEPT) indicative of the ability of said succeeding member to load data stored in said preceding member ; andsaid data storage devices (LDOUT) and validation storage devices (LVOUT) being connected to enabling circuitry to generate an enabling signal to enable loading of data and validation signals into said respective storage devices ;whereby said processing stages are afforded enhanced flexibility in the processing of data.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAIyCxIzcnMS1VISU3OT8nMS1coriwuSc3lYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGFhYmloYGTobGRCgBALvJIf0</recordid><startdate>20010509</startdate><enddate>20010509</enddate><creator>FINCH, HELEN ROSEMARY</creator><creator>SOTHERAN, MARTIN WILLIAM</creator><creator>BOYD, KEVIN JAMES</creator><creator>ROBBINS, WILLIAM PHILIP</creator><creator>WISE, ADRIAN PHILIP</creator><scope>EVB</scope></search><sort><creationdate>20010509</creationdate><title>Pipeline decoding system</title><author>FINCH, HELEN ROSEMARY ; SOTHERAN, MARTIN WILLIAM ; BOYD, KEVIN JAMES ; ROBBINS, WILLIAM PHILIP ; WISE, ADRIAN PHILIP</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0884910B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2001</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>FINCH, HELEN ROSEMARY</creatorcontrib><creatorcontrib>SOTHERAN, MARTIN WILLIAM</creatorcontrib><creatorcontrib>BOYD, KEVIN JAMES</creatorcontrib><creatorcontrib>ROBBINS, WILLIAM PHILIP</creatorcontrib><creatorcontrib>WISE, ADRIAN PHILIP</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FINCH, HELEN ROSEMARY</au><au>SOTHERAN, MARTIN WILLIAM</au><au>BOYD, KEVIN JAMES</au><au>ROBBINS, WILLIAM PHILIP</au><au>WISE, ADRIAN PHILIP</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Pipeline decoding system</title><date>2001-05-09</date><risdate>2001</risdate><abstract>In a video decoding and decompression system having an input, an output and a plurality of processing stages between the input and the output defining a pipeline, the improvement comprising :a token generator responsive to a data stream received via said input for generating an interactive interfacing control token, defining a universal adaptation unit, for data functions among said processing stages, wherein said token is variable in length and is transmitted serially through said processing stages of said pipeline, and wherein said token is altered by a said processing stage ;a first two wire interface disposed between a preceding member and a succeeding member of a pair of adjacent stages comprising an input data storage device (LDIN) and an output data storage device (LDOUT) in each member of said pair, with an output data storage device of the preceding member connected to an input data storage device of the succeeding member, the combination comprising :validation circuitry in each said member to generate a validation signal (IN_VALID, OUT_VALID) with a first state when data stored therein is valid and with a second state when data stored therein is invalid, said state defining the respective members ability to accept data;said validation circuitry having at least one validation storage device (LVOUT) to store said validation signal of the respective member of said pair ;said pair of stages being connected by an acceptance line which conveys an acceptance signal (IN_ACCEPT, OUT_ACCEPT) indicative of the ability of said succeeding member to load data stored in said preceding member ; andsaid data storage devices (LDOUT) and validation storage devices (LVOUT) being connected to enabling circuitry to generate an enabling signal to enable loading of data and validation signals into said respective storage devices ;whereby said processing stages are afforded enhanced flexibility in the processing of data.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0884910B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
title Pipeline decoding system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T15%3A33%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FINCH,%20HELEN%20ROSEMARY&rft.date=2001-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0884910B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true