Fibre channel switching system and method

A modular Fibre Channel switch (100) includes a data switching path (109) and a message switching path (102) to provide logical point to point connections between switch ports. The data switching path (102) includes a bank of shared SRAM memory devices that are accessed in a time-sliced protocol by...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: STOEVHASE, BENT, FARNWORTH, STEVEN L, RAMSAY, PAUL, BANKS, DAVID C
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator STOEVHASE, BENT
FARNWORTH, STEVEN L
RAMSAY, PAUL
BANKS, DAVID C
description A modular Fibre Channel switch (100) includes a data switching path (109) and a message switching path (102) to provide logical point to point connections between switch ports. The data switching path (102) includes a bank of shared SRAM memory devices that are accessed in a time-sliced protocol by each switch port. A receiving switch port writes a data frame to the bank of shared SRAM and the transmitting switch port then reads the data frame from the shared SRAM thereby effecting the logical point to point connection. Because the switch port includes a frame logic circuit that allows for an arbitrary start of frame address, each frame can be written to the first available DRAM device thus eliminating the need to buffer the data frame while waiting for a predetermined DRAM device to cycle in the time sliced protocol. The message switching path includes a message crossbar switch that is barrel shifted in a time sliced fashion to effect message passing among the switch ports. The switch includes a motherboard containing an embedded G_Port ASIC (111), a message crossbar switch to handle message passing and shared memory that is used to perform data switching. The switch also includes a central processing unit daughter board and external switch port daughter boards.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0876075A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0876075A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0876075A23</originalsourceid><addsrcrecordid>eNrjZNB0y0wqSlVIzkjMy0vNUSguzyxJzsjMS1coriwuSc1VSMxLUchNLcnIT-FhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQYW5mYG5qaORsZEKAEArLgoRg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fibre channel switching system and method</title><source>esp@cenet</source><creator>STOEVHASE, BENT ; FARNWORTH, STEVEN L ; RAMSAY, PAUL ; BANKS, DAVID C</creator><creatorcontrib>STOEVHASE, BENT ; FARNWORTH, STEVEN L ; RAMSAY, PAUL ; BANKS, DAVID C</creatorcontrib><description>A modular Fibre Channel switch (100) includes a data switching path (109) and a message switching path (102) to provide logical point to point connections between switch ports. The data switching path (102) includes a bank of shared SRAM memory devices that are accessed in a time-sliced protocol by each switch port. A receiving switch port writes a data frame to the bank of shared SRAM and the transmitting switch port then reads the data frame from the shared SRAM thereby effecting the logical point to point connection. Because the switch port includes a frame logic circuit that allows for an arbitrary start of frame address, each frame can be written to the first available DRAM device thus eliminating the need to buffer the data frame while waiting for a predetermined DRAM device to cycle in the time sliced protocol. The message switching path includes a message crossbar switch that is barrel shifted in a time sliced fashion to effect message passing among the switch ports. The switch includes a motherboard containing an embedded G_Port ASIC (111), a message crossbar switch to handle message passing and shared memory that is used to perform data switching. The switch also includes a central processing unit daughter board and external switch port daughter boards.</description><edition>6</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981104&amp;DB=EPODOC&amp;CC=EP&amp;NR=0876075A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981104&amp;DB=EPODOC&amp;CC=EP&amp;NR=0876075A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>STOEVHASE, BENT</creatorcontrib><creatorcontrib>FARNWORTH, STEVEN L</creatorcontrib><creatorcontrib>RAMSAY, PAUL</creatorcontrib><creatorcontrib>BANKS, DAVID C</creatorcontrib><title>Fibre channel switching system and method</title><description>A modular Fibre Channel switch (100) includes a data switching path (109) and a message switching path (102) to provide logical point to point connections between switch ports. The data switching path (102) includes a bank of shared SRAM memory devices that are accessed in a time-sliced protocol by each switch port. A receiving switch port writes a data frame to the bank of shared SRAM and the transmitting switch port then reads the data frame from the shared SRAM thereby effecting the logical point to point connection. Because the switch port includes a frame logic circuit that allows for an arbitrary start of frame address, each frame can be written to the first available DRAM device thus eliminating the need to buffer the data frame while waiting for a predetermined DRAM device to cycle in the time sliced protocol. The message switching path includes a message crossbar switch that is barrel shifted in a time sliced fashion to effect message passing among the switch ports. The switch includes a motherboard containing an embedded G_Port ASIC (111), a message crossbar switch to handle message passing and shared memory that is used to perform data switching. The switch also includes a central processing unit daughter board and external switch port daughter boards.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB0y0wqSlVIzkjMy0vNUSguzyxJzsjMS1coriwuSc1VSMxLUchNLcnIT-FhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQYW5mYG5qaORsZEKAEArLgoRg</recordid><startdate>19981104</startdate><enddate>19981104</enddate><creator>STOEVHASE, BENT</creator><creator>FARNWORTH, STEVEN L</creator><creator>RAMSAY, PAUL</creator><creator>BANKS, DAVID C</creator><scope>EVB</scope></search><sort><creationdate>19981104</creationdate><title>Fibre channel switching system and method</title><author>STOEVHASE, BENT ; FARNWORTH, STEVEN L ; RAMSAY, PAUL ; BANKS, DAVID C</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0876075A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1998</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>STOEVHASE, BENT</creatorcontrib><creatorcontrib>FARNWORTH, STEVEN L</creatorcontrib><creatorcontrib>RAMSAY, PAUL</creatorcontrib><creatorcontrib>BANKS, DAVID C</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>STOEVHASE, BENT</au><au>FARNWORTH, STEVEN L</au><au>RAMSAY, PAUL</au><au>BANKS, DAVID C</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fibre channel switching system and method</title><date>1998-11-04</date><risdate>1998</risdate><abstract>A modular Fibre Channel switch (100) includes a data switching path (109) and a message switching path (102) to provide logical point to point connections between switch ports. The data switching path (102) includes a bank of shared SRAM memory devices that are accessed in a time-sliced protocol by each switch port. A receiving switch port writes a data frame to the bank of shared SRAM and the transmitting switch port then reads the data frame from the shared SRAM thereby effecting the logical point to point connection. Because the switch port includes a frame logic circuit that allows for an arbitrary start of frame address, each frame can be written to the first available DRAM device thus eliminating the need to buffer the data frame while waiting for a predetermined DRAM device to cycle in the time sliced protocol. The message switching path includes a message crossbar switch that is barrel shifted in a time sliced fashion to effect message passing among the switch ports. The switch includes a motherboard containing an embedded G_Port ASIC (111), a message crossbar switch to handle message passing and shared memory that is used to perform data switching. The switch also includes a central processing unit daughter board and external switch port daughter boards.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0876075A2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title Fibre channel switching system and method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T00%3A13%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=STOEVHASE,%20BENT&rft.date=1998-11-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0876075A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true