Method for increasing the data storage rate of a computer system
A method for controlling the flow of data from a longword size bus to a cache (28) of a computer system during a two clock cycle period of time, the cache (28) having a quadword size data access path over which a quadword of data is written in a single clock cycle. During a first cycle of the two cl...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!