Memory mapping mechanism for a digital processing system
A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ARIAS, DERRICK LINCOLN SINIBALDI, JOHN CLAUDE ANDREWS, LAWRENCE PAUL ORTEGA, OSCAR EMILIO LINGER, JUDITH MARIE MANDALIA, BAIJU DHIRAJLAL |
description | A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information coupled to the first and second digital processors respectively. The first and second mapping units are operative to receive (i) first and second logical addresses generated by the first and second digital processors respectively and (ii) first and second address mapping information respectively, and generate first and second physical addresses such that each of the digital processors can independently access any of a plurality of memory locations within the data storage unit. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0685795A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0685795A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0685795A13</originalsourceid><addsrcrecordid>eNrjZLDwTc3NL6pUyE0sKMjMS1fITU3OSMzLLM5VSMsvUkhUSMlMzyxJzFEoKMpPTi0uBikpriwuSc3lYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGZham5pamjobGRCgBAMa9Ljk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory mapping mechanism for a digital processing system</title><source>esp@cenet</source><creator>ARIAS, DERRICK LINCOLN ; SINIBALDI, JOHN CLAUDE ; ANDREWS, LAWRENCE PAUL ; ORTEGA, OSCAR EMILIO ; LINGER, JUDITH MARIE ; MANDALIA, BAIJU DHIRAJLAL</creator><creatorcontrib>ARIAS, DERRICK LINCOLN ; SINIBALDI, JOHN CLAUDE ; ANDREWS, LAWRENCE PAUL ; ORTEGA, OSCAR EMILIO ; LINGER, JUDITH MARIE ; MANDALIA, BAIJU DHIRAJLAL</creatorcontrib><description>A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information coupled to the first and second digital processors respectively. The first and second mapping units are operative to receive (i) first and second logical addresses generated by the first and second digital processors respectively and (ii) first and second address mapping information respectively, and generate first and second physical addresses such that each of the digital processors can independently access any of a plurality of memory locations within the data storage unit.</description><edition>6</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; SELECTING</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19951206&DB=EPODOC&CC=EP&NR=0685795A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19951206&DB=EPODOC&CC=EP&NR=0685795A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ARIAS, DERRICK LINCOLN</creatorcontrib><creatorcontrib>SINIBALDI, JOHN CLAUDE</creatorcontrib><creatorcontrib>ANDREWS, LAWRENCE PAUL</creatorcontrib><creatorcontrib>ORTEGA, OSCAR EMILIO</creatorcontrib><creatorcontrib>LINGER, JUDITH MARIE</creatorcontrib><creatorcontrib>MANDALIA, BAIJU DHIRAJLAL</creatorcontrib><title>Memory mapping mechanism for a digital processing system</title><description>A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information coupled to the first and second digital processors respectively. The first and second mapping units are operative to receive (i) first and second logical addresses generated by the first and second digital processors respectively and (ii) first and second address mapping information respectively, and generate first and second physical addresses such that each of the digital processors can independently access any of a plurality of memory locations within the data storage unit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SELECTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwTc3NL6pUyE0sKMjMS1fITU3OSMzLLM5VSMsvUkhUSMlMzyxJzFEoKMpPTi0uBikpriwuSc3lYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGZham5pamjobGRCgBAMa9Ljk</recordid><startdate>19951206</startdate><enddate>19951206</enddate><creator>ARIAS, DERRICK LINCOLN</creator><creator>SINIBALDI, JOHN CLAUDE</creator><creator>ANDREWS, LAWRENCE PAUL</creator><creator>ORTEGA, OSCAR EMILIO</creator><creator>LINGER, JUDITH MARIE</creator><creator>MANDALIA, BAIJU DHIRAJLAL</creator><scope>EVB</scope></search><sort><creationdate>19951206</creationdate><title>Memory mapping mechanism for a digital processing system</title><author>ARIAS, DERRICK LINCOLN ; SINIBALDI, JOHN CLAUDE ; ANDREWS, LAWRENCE PAUL ; ORTEGA, OSCAR EMILIO ; LINGER, JUDITH MARIE ; MANDALIA, BAIJU DHIRAJLAL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0685795A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1995</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SELECTING</topic><toplevel>online_resources</toplevel><creatorcontrib>ARIAS, DERRICK LINCOLN</creatorcontrib><creatorcontrib>SINIBALDI, JOHN CLAUDE</creatorcontrib><creatorcontrib>ANDREWS, LAWRENCE PAUL</creatorcontrib><creatorcontrib>ORTEGA, OSCAR EMILIO</creatorcontrib><creatorcontrib>LINGER, JUDITH MARIE</creatorcontrib><creatorcontrib>MANDALIA, BAIJU DHIRAJLAL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ARIAS, DERRICK LINCOLN</au><au>SINIBALDI, JOHN CLAUDE</au><au>ANDREWS, LAWRENCE PAUL</au><au>ORTEGA, OSCAR EMILIO</au><au>LINGER, JUDITH MARIE</au><au>MANDALIA, BAIJU DHIRAJLAL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory mapping mechanism for a digital processing system</title><date>1995-12-06</date><risdate>1995</risdate><abstract>A digital signal processing system includes first and second logical memory mapping units coupled to first and second digital processors respectively and to a data storage unit. The system further includes first and second mapping registers for containing first and second address mapping information coupled to the first and second digital processors respectively. The first and second mapping units are operative to receive (i) first and second logical addresses generated by the first and second digital processors respectively and (ii) first and second address mapping information respectively, and generate first and second physical addresses such that each of the digital processors can independently access any of a plurality of memory locations within the data storage unit.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP0685795A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS SELECTING |
title | Memory mapping mechanism for a digital processing system |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T20%3A56%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ARIAS,%20DERRICK%20LINCOLN&rft.date=1995-12-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0685795A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |