INTERFACE APPARATUS

Interface apparatus for connection between a data handling device and a data communication medium to enable data to be transferred between the device and the medium, is constituted, inter alia, by a data alignment device (7, 8) coupled in use to the data handling device. A memory (5, 6) is coupled f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUGGETT, ADRIAN, MICHAEL, WILLIS, TREVOR EDWARD
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SUGGETT, ADRIAN, MICHAEL
WILLIS, TREVOR EDWARD
description Interface apparatus for connection between a data handling device and a data communication medium to enable data to be transferred between the device and the medium, is constituted, inter alia, by a data alignment device (7, 8) coupled in use to the data handling device. A memory (5, 6) is coupled for data transfer to the data alignment device (7, 8) and includes a number of substantially identical subsidiary, First-In-First-Out (FIFO) memories arranged in parallel. The number of subsidiary memories is chosen such that their overall width is at least equal to the longest length of data to be transferred between the memory (5, 6) and the alignment device (7, 8) in a single transfer step and the width of each subsidiary memory is equal to the shortest length of data to be transferred between the memory and the alignment device in a single transfer step. The data alignment device (7, 8) has a number of first ports, one connected to each of the subsidiary FIFOs and a corresponding number of second ports connected in use to the data handling device. Connections are provided for connecting any first port to any second port and a controller (9) controls operation of the data alignment device (7, 8) such that in any transfer step, data having a length corresponding to an integer multiple of the shortest length of data can be transferred between the memory (5, 6) and the second ports of the data alignment device with the order of data within the length of data being determined by the connections between the first and second ports of the data alignment device (7, 8).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0680636B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0680636B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0680636B13</originalsourceid><addsrcrecordid>eNrjZBD29AtxDXJzdHZVcAwIcAxyDAkN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BBmYWBmbGZk6GxkQoAQAmOx4A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTERFACE APPARATUS</title><source>esp@cenet</source><creator>SUGGETT, ADRIAN, MICHAEL ; WILLIS, TREVOR EDWARD</creator><creatorcontrib>SUGGETT, ADRIAN, MICHAEL ; WILLIS, TREVOR EDWARD</creatorcontrib><description>Interface apparatus for connection between a data handling device and a data communication medium to enable data to be transferred between the device and the medium, is constituted, inter alia, by a data alignment device (7, 8) coupled in use to the data handling device. A memory (5, 6) is coupled for data transfer to the data alignment device (7, 8) and includes a number of substantially identical subsidiary, First-In-First-Out (FIFO) memories arranged in parallel. The number of subsidiary memories is chosen such that their overall width is at least equal to the longest length of data to be transferred between the memory (5, 6) and the alignment device (7, 8) in a single transfer step and the width of each subsidiary memory is equal to the shortest length of data to be transferred between the memory and the alignment device in a single transfer step. The data alignment device (7, 8) has a number of first ports, one connected to each of the subsidiary FIFOs and a corresponding number of second ports connected in use to the data handling device. Connections are provided for connecting any first port to any second port and a controller (9) controls operation of the data alignment device (7, 8) such that in any transfer step, data having a length corresponding to an integer multiple of the shortest length of data can be transferred between the memory (5, 6) and the second ports of the data alignment device with the order of data within the length of data being determined by the connections between the first and second ports of the data alignment device (7, 8).</description><edition>6</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991208&amp;DB=EPODOC&amp;CC=EP&amp;NR=0680636B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991208&amp;DB=EPODOC&amp;CC=EP&amp;NR=0680636B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUGGETT, ADRIAN, MICHAEL</creatorcontrib><creatorcontrib>WILLIS, TREVOR EDWARD</creatorcontrib><title>INTERFACE APPARATUS</title><description>Interface apparatus for connection between a data handling device and a data communication medium to enable data to be transferred between the device and the medium, is constituted, inter alia, by a data alignment device (7, 8) coupled in use to the data handling device. A memory (5, 6) is coupled for data transfer to the data alignment device (7, 8) and includes a number of substantially identical subsidiary, First-In-First-Out (FIFO) memories arranged in parallel. The number of subsidiary memories is chosen such that their overall width is at least equal to the longest length of data to be transferred between the memory (5, 6) and the alignment device (7, 8) in a single transfer step and the width of each subsidiary memory is equal to the shortest length of data to be transferred between the memory and the alignment device in a single transfer step. The data alignment device (7, 8) has a number of first ports, one connected to each of the subsidiary FIFOs and a corresponding number of second ports connected in use to the data handling device. Connections are provided for connecting any first port to any second port and a controller (9) controls operation of the data alignment device (7, 8) such that in any transfer step, data having a length corresponding to an integer multiple of the shortest length of data can be transferred between the memory (5, 6) and the second ports of the data alignment device with the order of data within the length of data being determined by the connections between the first and second ports of the data alignment device (7, 8).</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBD29AtxDXJzdHZVcAwIcAxyDAkN5mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BBmYWBmbGZk6GxkQoAQAmOx4A</recordid><startdate>19991208</startdate><enddate>19991208</enddate><creator>SUGGETT, ADRIAN, MICHAEL</creator><creator>WILLIS, TREVOR EDWARD</creator><scope>EVB</scope></search><sort><creationdate>19991208</creationdate><title>INTERFACE APPARATUS</title><author>SUGGETT, ADRIAN, MICHAEL ; WILLIS, TREVOR EDWARD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0680636B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUGGETT, ADRIAN, MICHAEL</creatorcontrib><creatorcontrib>WILLIS, TREVOR EDWARD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUGGETT, ADRIAN, MICHAEL</au><au>WILLIS, TREVOR EDWARD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTERFACE APPARATUS</title><date>1999-12-08</date><risdate>1999</risdate><abstract>Interface apparatus for connection between a data handling device and a data communication medium to enable data to be transferred between the device and the medium, is constituted, inter alia, by a data alignment device (7, 8) coupled in use to the data handling device. A memory (5, 6) is coupled for data transfer to the data alignment device (7, 8) and includes a number of substantially identical subsidiary, First-In-First-Out (FIFO) memories arranged in parallel. The number of subsidiary memories is chosen such that their overall width is at least equal to the longest length of data to be transferred between the memory (5, 6) and the alignment device (7, 8) in a single transfer step and the width of each subsidiary memory is equal to the shortest length of data to be transferred between the memory and the alignment device in a single transfer step. The data alignment device (7, 8) has a number of first ports, one connected to each of the subsidiary FIFOs and a corresponding number of second ports connected in use to the data handling device. Connections are provided for connecting any first port to any second port and a controller (9) controls operation of the data alignment device (7, 8) such that in any transfer step, data having a length corresponding to an integer multiple of the shortest length of data can be transferred between the memory (5, 6) and the second ports of the data alignment device with the order of data within the length of data being determined by the connections between the first and second ports of the data alignment device (7, 8).</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0680636B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INTERFACE APPARATUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T00%3A47%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUGGETT,%20ADRIAN,%20MICHAEL&rft.date=1999-12-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0680636B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true