MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING
A microcontroller fabricated on a semiconductor chip has an on-chip EPROM program memory with programmable EPROM configuration fuses located in a limited number of addresses of the on-chip program memory, the condition of each of EPROM fuse being defined as blown or not blown according to the value...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PADGAONKAR, AJAY ITALIANO, GREG ALLEN, RAY BERMAN, ERIC |
| description | A microcontroller fabricated on a semiconductor chip has an on-chip EPROM program memory with programmable EPROM configuration fuses located in a limited number of addresses of the on-chip program memory, the condition of each of EPROM fuse being defined as blown or not blown according to the value of the bit stored in the respective address of the on-chip program memory. The operating modes of the microcontroller are configurable by appropriately programming at least some of the EPROM fuses. Testing of the microcontroller in at least some of the operating modes is achieved by using latches outside the program memory to emulate the EPROM fuses, while suppressing the capability to set the condition of the EPROM fuses during the testing. Upon completion of the testing, control of the operating modes of the microcontroller is returned to the EPROM fuses, and the latches are precluded from further emulating the EPROM fuses. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0612422B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0612422B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0612422B13</originalsourceid><addsrcrecordid>eNrjZHD09XQO8nf29wsJ8vfxcQ1SCPcM8VBwCw121XX1DfVxDPH0c1cAUs4ersEKjn4uCr6uIR7-Lgr-bgohrsEgWR4G1rTEnOJUXijNzaDg5gpUr5takB-fWlyQmJyal1oS7xpgYGZoZGJk5GRoTIQSAJ7gKp8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING</title><source>esp@cenet</source><creator>PADGAONKAR, AJAY ; ITALIANO, GREG ; ALLEN, RAY ; BERMAN, ERIC</creator><creatorcontrib>PADGAONKAR, AJAY ; ITALIANO, GREG ; ALLEN, RAY ; BERMAN, ERIC</creatorcontrib><description>A microcontroller fabricated on a semiconductor chip has an on-chip EPROM program memory with programmable EPROM configuration fuses located in a limited number of addresses of the on-chip program memory, the condition of each of EPROM fuse being defined as blown or not blown according to the value of the bit stored in the respective address of the on-chip program memory. The operating modes of the microcontroller are configurable by appropriately programming at least some of the EPROM fuses. Testing of the microcontroller in at least some of the operating modes is achieved by using latches outside the program memory to emulate the EPROM fuses, while suppressing the capability to set the condition of the EPROM fuses during the testing. Upon completion of the testing, control of the operating modes of the microcontroller is returned to the EPROM fuses, and the latches are precluded from further emulating the EPROM fuses.</description><edition>7</edition><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000705&DB=EPODOC&CC=EP&NR=0612422B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000705&DB=EPODOC&CC=EP&NR=0612422B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PADGAONKAR, AJAY</creatorcontrib><creatorcontrib>ITALIANO, GREG</creatorcontrib><creatorcontrib>ALLEN, RAY</creatorcontrib><creatorcontrib>BERMAN, ERIC</creatorcontrib><title>MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING</title><description>A microcontroller fabricated on a semiconductor chip has an on-chip EPROM program memory with programmable EPROM configuration fuses located in a limited number of addresses of the on-chip program memory, the condition of each of EPROM fuse being defined as blown or not blown according to the value of the bit stored in the respective address of the on-chip program memory. The operating modes of the microcontroller are configurable by appropriately programming at least some of the EPROM fuses. Testing of the microcontroller in at least some of the operating modes is achieved by using latches outside the program memory to emulate the EPROM fuses, while suppressing the capability to set the condition of the EPROM fuses during the testing. Upon completion of the testing, control of the operating modes of the microcontroller is returned to the EPROM fuses, and the latches are precluded from further emulating the EPROM fuses.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD09XQO8nf29wsJ8vfxcQ1SCPcM8VBwCw121XX1DfVxDPH0c1cAUs4ersEKjn4uCr6uIR7-Lgr-bgohrsEgWR4G1rTEnOJUXijNzaDg5gpUr5takB-fWlyQmJyal1oS7xpgYGZoZGJk5GRoTIQSAJ7gKp8</recordid><startdate>20000705</startdate><enddate>20000705</enddate><creator>PADGAONKAR, AJAY</creator><creator>ITALIANO, GREG</creator><creator>ALLEN, RAY</creator><creator>BERMAN, ERIC</creator><scope>EVB</scope></search><sort><creationdate>20000705</creationdate><title>MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING</title><author>PADGAONKAR, AJAY ; ITALIANO, GREG ; ALLEN, RAY ; BERMAN, ERIC</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0612422B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PADGAONKAR, AJAY</creatorcontrib><creatorcontrib>ITALIANO, GREG</creatorcontrib><creatorcontrib>ALLEN, RAY</creatorcontrib><creatorcontrib>BERMAN, ERIC</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PADGAONKAR, AJAY</au><au>ITALIANO, GREG</au><au>ALLEN, RAY</au><au>BERMAN, ERIC</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING</title><date>2000-07-05</date><risdate>2000</risdate><abstract>A microcontroller fabricated on a semiconductor chip has an on-chip EPROM program memory with programmable EPROM configuration fuses located in a limited number of addresses of the on-chip program memory, the condition of each of EPROM fuse being defined as blown or not blown according to the value of the bit stored in the respective address of the on-chip program memory. The operating modes of the microcontroller are configurable by appropriately programming at least some of the EPROM fuses. Testing of the microcontroller in at least some of the operating modes is achieved by using latches outside the program memory to emulate the EPROM fuses, while suppressing the capability to set the condition of the EPROM fuses during the testing. Upon completion of the testing, control of the operating modes of the microcontroller is returned to the EPROM fuses, and the latches are precluded from further emulating the EPROM fuses.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP0612422B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | MICROCONTROLLER WITH FUSE-EMULATING LATCHES AND METHOD OF TESTING |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T20%3A09%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PADGAONKAR,%20AJAY&rft.date=2000-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0612422B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |