Complementary subcollectors with silicon epitaxial layers
A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LECHATON, JOHN S MEI, SHAW-NING SMADI, MITHKAL MOHD SCHEPIS, DOMINIC JOSEPH |
description | A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin epitaxial silicon cap layer (14), under conditions of minimum N+ autodoping. Part thickness of this first epilayer is converted to oxide (18), and the oxide is patterned to provide apertures in an area where it is desired to form a P+ region. A P source material (20) is deposited and a drive-in anneal is used to dope the silicon with P in the areas of the oxide aperture opening. Subsequent to drive in, the dopant source layer and the oxide mask is removed by wet etching. An oxide is regrown on the surface, including the P+ region (22) and subsequently, the oxide layer is stripped in dilute hydrofluoric acid. Next, a second epitaxial silicon layer (28) is deposited to make up the total epi thickness to a desired value, using process conditions of minimum P doping. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0540443A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0540443A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0540443A23</originalsourceid><addsrcrecordid>eNrjZLB0zs8tyEnNTc0rSSyqVCguTUrOz8lJTS7JLypWKM8syVAozszJTM7PU0gtyCxJrMhMzFHISaxMLSrmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGpiYGJibGjkbGRCgBAFntLzQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Complementary subcollectors with silicon epitaxial layers</title><source>esp@cenet</source><creator>LECHATON, JOHN S ; MEI, SHAW-NING ; SMADI, MITHKAL MOHD ; SCHEPIS, DOMINIC JOSEPH</creator><creatorcontrib>LECHATON, JOHN S ; MEI, SHAW-NING ; SMADI, MITHKAL MOHD ; SCHEPIS, DOMINIC JOSEPH</creatorcontrib><description>A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin epitaxial silicon cap layer (14), under conditions of minimum N+ autodoping. Part thickness of this first epilayer is converted to oxide (18), and the oxide is patterned to provide apertures in an area where it is desired to form a P+ region. A P source material (20) is deposited and a drive-in anneal is used to dope the silicon with P in the areas of the oxide aperture opening. Subsequent to drive in, the dopant source layer and the oxide mask is removed by wet etching. An oxide is regrown on the surface, including the P+ region (22) and subsequently, the oxide layer is stripped in dilute hydrofluoric acid. Next, a second epitaxial silicon layer (28) is deposited to make up the total epi thickness to a desired value, using process conditions of minimum P doping.</description><edition>5</edition><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&CC=EP&NR=0540443A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&CC=EP&NR=0540443A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LECHATON, JOHN S</creatorcontrib><creatorcontrib>MEI, SHAW-NING</creatorcontrib><creatorcontrib>SMADI, MITHKAL MOHD</creatorcontrib><creatorcontrib>SCHEPIS, DOMINIC JOSEPH</creatorcontrib><title>Complementary subcollectors with silicon epitaxial layers</title><description>A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin epitaxial silicon cap layer (14), under conditions of minimum N+ autodoping. Part thickness of this first epilayer is converted to oxide (18), and the oxide is patterned to provide apertures in an area where it is desired to form a P+ region. A P source material (20) is deposited and a drive-in anneal is used to dope the silicon with P in the areas of the oxide aperture opening. Subsequent to drive in, the dopant source layer and the oxide mask is removed by wet etching. An oxide is regrown on the surface, including the P+ region (22) and subsequently, the oxide layer is stripped in dilute hydrofluoric acid. Next, a second epitaxial silicon layer (28) is deposited to make up the total epi thickness to a desired value, using process conditions of minimum P doping.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB0zs8tyEnNTc0rSSyqVCguTUrOz8lJTS7JLypWKM8syVAozszJTM7PU0gtyCxJrMhMzFHISaxMLSrmYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGpiYGJibGjkbGRCgBAFntLzQ</recordid><startdate>19930505</startdate><enddate>19930505</enddate><creator>LECHATON, JOHN S</creator><creator>MEI, SHAW-NING</creator><creator>SMADI, MITHKAL MOHD</creator><creator>SCHEPIS, DOMINIC JOSEPH</creator><scope>EVB</scope></search><sort><creationdate>19930505</creationdate><title>Complementary subcollectors with silicon epitaxial layers</title><author>LECHATON, JOHN S ; MEI, SHAW-NING ; SMADI, MITHKAL MOHD ; SCHEPIS, DOMINIC JOSEPH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0540443A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1993</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LECHATON, JOHN S</creatorcontrib><creatorcontrib>MEI, SHAW-NING</creatorcontrib><creatorcontrib>SMADI, MITHKAL MOHD</creatorcontrib><creatorcontrib>SCHEPIS, DOMINIC JOSEPH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LECHATON, JOHN S</au><au>MEI, SHAW-NING</au><au>SMADI, MITHKAL MOHD</au><au>SCHEPIS, DOMINIC JOSEPH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Complementary subcollectors with silicon epitaxial layers</title><date>1993-05-05</date><risdate>1993</risdate><abstract>A process, compatible with bipolar and CMOS silicon device manufacturing for fabricating complementary buried doped regions in a silicon substrate. An N+ doped region (12) is formed in the silicon substrate by known methods of arsenic doping and drive in. This is followed by depositing a first thin epitaxial silicon cap layer (14), under conditions of minimum N+ autodoping. Part thickness of this first epilayer is converted to oxide (18), and the oxide is patterned to provide apertures in an area where it is desired to form a P+ region. A P source material (20) is deposited and a drive-in anneal is used to dope the silicon with P in the areas of the oxide aperture opening. Subsequent to drive in, the dopant source layer and the oxide mask is removed by wet etching. An oxide is regrown on the surface, including the P+ region (22) and subsequently, the oxide layer is stripped in dilute hydrofluoric acid. Next, a second epitaxial silicon layer (28) is deposited to make up the total epi thickness to a desired value, using process conditions of minimum P doping.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP0540443A2 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Complementary subcollectors with silicon epitaxial layers |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-30T17%3A08%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LECHATON,%20JOHN%20S&rft.date=1993-05-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0540443A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |