Planar FET-SEED integrated circuits
Structure and method for fabricating FETs and quantum well diodes on the same semi-insulating substrate where the FET is provided with enhanced protection from spurious voltages. The structure uses a deeply buried p-layer (17) in a semi-insulating substrate (14) partitioned to isolate the FET portio...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CHIROVSKY, LEO MARIA FREISHYN D'ASARO, LUCIAN ARTHUR PEI, SHIN-SHEM WOODWARD, TED KIRK |
| description | Structure and method for fabricating FETs and quantum well diodes on the same semi-insulating substrate where the FET is provided with enhanced protection from spurious voltages. The structure uses a deeply buried p-layer (17) in a semi-insulating substrate (14) partitioned to isolate the FET portion (40) of the substrate. The same buried p-layer can be partitioned to provide the p-regions of quantum well diodes (30). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0540233A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0540233A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0540233A13</originalsourceid><addsrcrecordid>eNrjZFAOyEnMSyxScHMN0Q12dXVRyMwrSU0vSixJTVFIzixKLs0sKeZhYE1LzClO5YXS3Awg5c4euqkF-fGpxQWJyal5qSXxrgEGpiYGRsbGjobGRCgBAC5PJQw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Planar FET-SEED integrated circuits</title><source>esp@cenet</source><creator>CHIROVSKY, LEO MARIA FREISHYN ; D'ASARO, LUCIAN ARTHUR ; PEI, SHIN-SHEM ; WOODWARD, TED KIRK</creator><creatorcontrib>CHIROVSKY, LEO MARIA FREISHYN ; D'ASARO, LUCIAN ARTHUR ; PEI, SHIN-SHEM ; WOODWARD, TED KIRK</creatorcontrib><description>Structure and method for fabricating FETs and quantum well diodes on the same semi-insulating substrate where the FET is provided with enhanced protection from spurious voltages. The structure uses a deeply buried p-layer (17) in a semi-insulating substrate (14) partitioned to isolate the FET portion (40) of the substrate. The same buried p-layer can be partitioned to provide the p-regions of quantum well diodes (30).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; FREQUENCY-CHANGING ; NON-LINEAR OPTICS ; OPTICAL ANALOGUE/DIGITAL CONVERTERS ; OPTICAL LOGIC ELEMENTS ; OPTICS ; PHYSICS ; SEMICONDUCTOR DEVICES ; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</subject><creationdate>1993</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&CC=EP&NR=0540233A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19930505&DB=EPODOC&CC=EP&NR=0540233A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIROVSKY, LEO MARIA FREISHYN</creatorcontrib><creatorcontrib>D'ASARO, LUCIAN ARTHUR</creatorcontrib><creatorcontrib>PEI, SHIN-SHEM</creatorcontrib><creatorcontrib>WOODWARD, TED KIRK</creatorcontrib><title>Planar FET-SEED integrated circuits</title><description>Structure and method for fabricating FETs and quantum well diodes on the same semi-insulating substrate where the FET is provided with enhanced protection from spurious voltages. The structure uses a deeply buried p-layer (17) in a semi-insulating substrate (14) partitioned to isolate the FET portion (40) of the substrate. The same buried p-layer can be partitioned to provide the p-regions of quantum well diodes (30).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>FREQUENCY-CHANGING</subject><subject>NON-LINEAR OPTICS</subject><subject>OPTICAL ANALOGUE/DIGITAL CONVERTERS</subject><subject>OPTICAL LOGIC ELEMENTS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1993</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAOyEnMSyxScHMN0Q12dXVRyMwrSU0vSixJTVFIzixKLs0sKeZhYE1LzClO5YXS3Awg5c4euqkF-fGpxQWJyal5qSXxrgEGpiYGRsbGjobGRCgBAC5PJQw</recordid><startdate>19930505</startdate><enddate>19930505</enddate><creator>CHIROVSKY, LEO MARIA FREISHYN</creator><creator>D'ASARO, LUCIAN ARTHUR</creator><creator>PEI, SHIN-SHEM</creator><creator>WOODWARD, TED KIRK</creator><scope>EVB</scope></search><sort><creationdate>19930505</creationdate><title>Planar FET-SEED integrated circuits</title><author>CHIROVSKY, LEO MARIA FREISHYN ; D'ASARO, LUCIAN ARTHUR ; PEI, SHIN-SHEM ; WOODWARD, TED KIRK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0540233A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1993</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>FREQUENCY-CHANGING</topic><topic>NON-LINEAR OPTICS</topic><topic>OPTICAL ANALOGUE/DIGITAL CONVERTERS</topic><topic>OPTICAL LOGIC ELEMENTS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIROVSKY, LEO MARIA FREISHYN</creatorcontrib><creatorcontrib>D'ASARO, LUCIAN ARTHUR</creatorcontrib><creatorcontrib>PEI, SHIN-SHEM</creatorcontrib><creatorcontrib>WOODWARD, TED KIRK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIROVSKY, LEO MARIA FREISHYN</au><au>D'ASARO, LUCIAN ARTHUR</au><au>PEI, SHIN-SHEM</au><au>WOODWARD, TED KIRK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Planar FET-SEED integrated circuits</title><date>1993-05-05</date><risdate>1993</risdate><abstract>Structure and method for fabricating FETs and quantum well diodes on the same semi-insulating substrate where the FET is provided with enhanced protection from spurious voltages. The structure uses a deeply buried p-layer (17) in a semi-insulating substrate (14) partitioned to isolate the FET portion (40) of the substrate. The same buried p-layer can be partitioned to provide the p-regions of quantum well diodes (30).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP0540233A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FREQUENCY-CHANGING NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEMICONDUCTOR DEVICES TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF |
| title | Planar FET-SEED integrated circuits |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T15%3A09%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIROVSKY,%20LEO%20MARIA%20FREISHYN&rft.date=1993-05-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0540233A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |