MESSAGE-ORIENTED BANK CONTROLLER INTERFACE

MESSAGE-ORIENTED BANK CONTROLLER INTERFACE

Disclosed is a message-oriented interface for communication between a Bank Controller Unit (10) and peripheral devices (14), such as channel units, in digital loop transmission systems. At least four registers (21-24) are used for each peripheral device. Two registers (21, 23) are utilized to transm...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GRUNTALS INARS, ABRAMS LANE JORDAN, LOUGHRAN KEVIN, KHOE HOO-YIN
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GRUNTALS INARS
ABRAMS LANE JORDAN
LOUGHRAN KEVIN
KHOE HOO-YIN
description Disclosed is a message-oriented interface for communication between a Bank Controller Unit (10) and peripheral devices (14), such as channel units, in digital loop transmission systems. At least four registers (21-24) are used for each peripheral device. Two registers (21, 23) are utilized to transmit control signals, and two registers (22, 24) are for data transmission. An additional data register (25) can hold the last byte read by the Bank Controller Unit in the event of an error so the byte can be re-read. The last byte (41) of each message, which is utilized for error detection, is the exclusive OR function of the corresponding bits in all the previous bytes of the message. A service request can be asserted by a peripheral device to the Bank Controller Unit when a control signal is present in one of the registers. Means are also provided for indicating when a register is busy.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0482828A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0482828A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0482828A33</originalsourceid><addsrcrecordid>eNrjZNDydQ0OdnR31fUP8nT1C3F1UXBy9PNWcPb3Cwny9_FxDVLwBIoGuTk6u_IwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAAMTCyMgdDQ2JkIJABHZJFo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MESSAGE-ORIENTED BANK CONTROLLER INTERFACE</title><source>esp@cenet</source><creator>GRUNTALS INARS ; ABRAMS LANE JORDAN ; LOUGHRAN KEVIN ; KHOE HOO-YIN</creator><creatorcontrib>GRUNTALS INARS ; ABRAMS LANE JORDAN ; LOUGHRAN KEVIN ; KHOE HOO-YIN</creatorcontrib><description>Disclosed is a message-oriented interface for communication between a Bank Controller Unit (10) and peripheral devices (14), such as channel units, in digital loop transmission systems. At least four registers (21-24) are used for each peripheral device. Two registers (21, 23) are utilized to transmit control signals, and two registers (22, 24) are for data transmission. An additional data register (25) can hold the last byte read by the Bank Controller Unit in the event of an error so the byte can be re-read. The last byte (41) of each message, which is utilized for error detection, is the exclusive OR function of the corresponding bits in all the previous bytes of the message. A service request can be asserted by a peripheral device to the Bank Controller Unit when a control signal is present in one of the registers. Means are also provided for indicating when a register is busy.</description><edition>5</edition><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950201&amp;DB=EPODOC&amp;CC=EP&amp;NR=0482828A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950201&amp;DB=EPODOC&amp;CC=EP&amp;NR=0482828A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GRUNTALS INARS</creatorcontrib><creatorcontrib>ABRAMS LANE JORDAN</creatorcontrib><creatorcontrib>LOUGHRAN KEVIN</creatorcontrib><creatorcontrib>KHOE HOO-YIN</creatorcontrib><title>MESSAGE-ORIENTED BANK CONTROLLER INTERFACE</title><description>Disclosed is a message-oriented interface for communication between a Bank Controller Unit (10) and peripheral devices (14), such as channel units, in digital loop transmission systems. At least four registers (21-24) are used for each peripheral device. Two registers (21, 23) are utilized to transmit control signals, and two registers (22, 24) are for data transmission. An additional data register (25) can hold the last byte read by the Bank Controller Unit in the event of an error so the byte can be re-read. The last byte (41) of each message, which is utilized for error detection, is the exclusive OR function of the corresponding bits in all the previous bytes of the message. A service request can be asserted by a peripheral device to the Bank Controller Unit when a control signal is present in one of the registers. Means are also provided for indicating when a register is busy.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDydQ0OdnR31fUP8nT1C3F1UXBy9PNWcPb3Cwny9_FxDVLwBIoGuTk6u_IwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAAMTCyMgdDQ2JkIJABHZJFo</recordid><startdate>19950201</startdate><enddate>19950201</enddate><creator>GRUNTALS INARS</creator><creator>ABRAMS LANE JORDAN</creator><creator>LOUGHRAN KEVIN</creator><creator>KHOE HOO-YIN</creator><scope>EVB</scope></search><sort><creationdate>19950201</creationdate><title>MESSAGE-ORIENTED BANK CONTROLLER INTERFACE</title><author>GRUNTALS INARS ; ABRAMS LANE JORDAN ; LOUGHRAN KEVIN ; KHOE HOO-YIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0482828A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1995</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>GRUNTALS INARS</creatorcontrib><creatorcontrib>ABRAMS LANE JORDAN</creatorcontrib><creatorcontrib>LOUGHRAN KEVIN</creatorcontrib><creatorcontrib>KHOE HOO-YIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GRUNTALS INARS</au><au>ABRAMS LANE JORDAN</au><au>LOUGHRAN KEVIN</au><au>KHOE HOO-YIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MESSAGE-ORIENTED BANK CONTROLLER INTERFACE</title><date>1995-02-01</date><risdate>1995</risdate><abstract>Disclosed is a message-oriented interface for communication between a Bank Controller Unit (10) and peripheral devices (14), such as channel units, in digital loop transmission systems. At least four registers (21-24) are used for each peripheral device. Two registers (21, 23) are utilized to transmit control signals, and two registers (22, 24) are for data transmission. An additional data register (25) can hold the last byte read by the Bank Controller Unit in the event of an error so the byte can be re-read. The last byte (41) of each message, which is utilized for error detection, is the exclusive OR function of the corresponding bits in all the previous bytes of the message. A service request can be asserted by a peripheral device to the Bank Controller Unit when a control signal is present in one of the registers. Means are also provided for indicating when a register is busy.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_EP0482828A3
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title MESSAGE-ORIENTED BANK CONTROLLER INTERFACE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T02%3A15%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GRUNTALS%20INARS&rft.date=1995-02-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0482828A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true