MEMORY CARD REFRESH BUFFER

A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh puls...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: EIKILL, RICHARD, GLENN, GEER, CHARLES, PORTER
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator EIKILL, RICHARD, GLENN
GEER, CHARLES, PORTER
description A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh pulses, each of the memory cards includes a programmable register (88), a counter (84) receiving clock pulses, and a comparator (86). The comparator generates a request pulse each time the output from the pulse counter equals a selected value provided by the register. The register is programmable to controllably adjust the selected value, and thus select the frequency at which refresh request pulses are generated by the comparator. The memory card further includes a buffer for receiving the refresh request pulses and generating a refresh request responsive to each pulse. Responsive to the refresh request, a memory array control circuit (105) either provides a refresh signal to the arrays, or stores the refresh request, depending on whether the arrays are busy with an external request. However, when stored requests accumulate to a predetermined threshold, the external request is interrupted and a refresh signal is provided to the arrays.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0437158A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0437158A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0437158A33</originalsourceid><addsrcrecordid>eNrjZJDydfX1D4pUcHYMclEIcnULcg32UHAKdXNzDeJhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQYmxuaGphaOxsZEKAEA6Z8fwQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY CARD REFRESH BUFFER</title><source>esp@cenet</source><creator>EIKILL, RICHARD, GLENN ; GEER, CHARLES, PORTER</creator><creatorcontrib>EIKILL, RICHARD, GLENN ; GEER, CHARLES, PORTER</creatorcontrib><description>A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh pulses, each of the memory cards includes a programmable register (88), a counter (84) receiving clock pulses, and a comparator (86). The comparator generates a request pulse each time the output from the pulse counter equals a selected value provided by the register. The register is programmable to controllably adjust the selected value, and thus select the frequency at which refresh request pulses are generated by the comparator. The memory card further includes a buffer for receiving the refresh request pulses and generating a refresh request responsive to each pulse. Responsive to the refresh request, a memory array control circuit (105) either provides a refresh signal to the arrays, or stores the refresh request, depending on whether the arrays are busy with an external request. However, when stored requests accumulate to a predetermined threshold, the external request is interrupted and a refresh signal is provided to the arrays.</description><edition>5</edition><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911211&amp;DB=EPODOC&amp;CC=EP&amp;NR=0437158A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911211&amp;DB=EPODOC&amp;CC=EP&amp;NR=0437158A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EIKILL, RICHARD, GLENN</creatorcontrib><creatorcontrib>GEER, CHARLES, PORTER</creatorcontrib><title>MEMORY CARD REFRESH BUFFER</title><description>A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh pulses, each of the memory cards includes a programmable register (88), a counter (84) receiving clock pulses, and a comparator (86). The comparator generates a request pulse each time the output from the pulse counter equals a selected value provided by the register. The register is programmable to controllably adjust the selected value, and thus select the frequency at which refresh request pulses are generated by the comparator. The memory card further includes a buffer for receiving the refresh request pulses and generating a refresh request responsive to each pulse. Responsive to the refresh request, a memory array control circuit (105) either provides a refresh signal to the arrays, or stores the refresh request, depending on whether the arrays are busy with an external request. However, when stored requests accumulate to a predetermined threshold, the external request is interrupted and a refresh signal is provided to the arrays.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJDydfX1D4pUcHYMclEIcnULcg32UHAKdXNzDeJhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQYmxuaGphaOxsZEKAEA6Z8fwQ</recordid><startdate>19911211</startdate><enddate>19911211</enddate><creator>EIKILL, RICHARD, GLENN</creator><creator>GEER, CHARLES, PORTER</creator><scope>EVB</scope></search><sort><creationdate>19911211</creationdate><title>MEMORY CARD REFRESH BUFFER</title><author>EIKILL, RICHARD, GLENN ; GEER, CHARLES, PORTER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0437158A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1991</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>EIKILL, RICHARD, GLENN</creatorcontrib><creatorcontrib>GEER, CHARLES, PORTER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EIKILL, RICHARD, GLENN</au><au>GEER, CHARLES, PORTER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY CARD REFRESH BUFFER</title><date>1991-12-11</date><risdate>1991</risdate><abstract>A data processing network includes multiple processing devices, one or more memory cards in main storage, and a shared interface for processor access to main storage. Each of the memory cards includes dynamic random access memory arrays which require a periodic refresh pulse. To provide refresh pulses, each of the memory cards includes a programmable register (88), a counter (84) receiving clock pulses, and a comparator (86). The comparator generates a request pulse each time the output from the pulse counter equals a selected value provided by the register. The register is programmable to controllably adjust the selected value, and thus select the frequency at which refresh request pulses are generated by the comparator. The memory card further includes a buffer for receiving the refresh request pulses and generating a refresh request responsive to each pulse. Responsive to the refresh request, a memory array control circuit (105) either provides a refresh signal to the arrays, or stores the refresh request, depending on whether the arrays are busy with an external request. However, when stored requests accumulate to a predetermined threshold, the external request is interrupted and a refresh signal is provided to the arrays.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_EP0437158A3
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY CARD REFRESH BUFFER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T20%3A05%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EIKILL,%20RICHARD,%20GLENN&rft.date=1991-12-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0437158A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true