RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY

RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY

A discrete cosine transform/inverse discrete transform or DCT/IDCT integrated circuit capable of performing both DCT and IDCT, includes a processor for processing DCT/IDCT data including, input buffer and arithmetic logic unit for processing incoming data and first pass pre-processed data, multiplie...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FRIEDLANDER, RAMI, RETTER, RAFI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FRIEDLANDER, RAMI
RETTER, RAFI
description A discrete cosine transform/inverse discrete transform or DCT/IDCT integrated circuit capable of performing both DCT and IDCT, includes a processor for processing DCT/IDCT data including, input buffer and arithmetic logic unit for processing incoming data and first pass pre-processed data, multiplier and accumulator unit for performing mathematical operations on DCT/IDCT data, and output buffer and arithmetic logic unit for processing first pass pre-processed data and outgoing data. Also provided is an interleaved random access memory for storing DCT/IDCT data during various stages of processing.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0424119A3</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0424119A3</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0424119A33</originalsourceid><addsrcrecordid>eNqNirEKwkAQRNNYiPoP-wMSY9JYLps1Htwlx91ekSoEOSvRQAR_3wsItjbzmJm3zt6OqSet2gZqklylANUKNw6FayDlKCgBtBbTEjwEv7gICzSDCVqU1YpdjkQhVZTOAbb1z3GpdQbSz96DYdO5fputbuN9jrsvNxmcWeiyj9NziPM0XuMjvga2h-pYFcUJy_IP5QP0azlO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY</title><source>esp@cenet</source><creator>FRIEDLANDER, RAMI ; RETTER, RAFI</creator><creatorcontrib>FRIEDLANDER, RAMI ; RETTER, RAFI</creatorcontrib><description>A discrete cosine transform/inverse discrete transform or DCT/IDCT integrated circuit capable of performing both DCT and IDCT, includes a processor for processing DCT/IDCT data including, input buffer and arithmetic logic unit for processing incoming data and first pass pre-processed data, multiplier and accumulator unit for performing mathematical operations on DCT/IDCT data, and output buffer and arithmetic logic unit for processing first pass pre-processed data and outgoing data. Also provided is an interleaved random access memory for storing DCT/IDCT data during various stages of processing.</description><edition>5</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920805&amp;DB=EPODOC&amp;CC=EP&amp;NR=0424119A3$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19920805&amp;DB=EPODOC&amp;CC=EP&amp;NR=0424119A3$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FRIEDLANDER, RAMI</creatorcontrib><creatorcontrib>RETTER, RAFI</creatorcontrib><title>RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY</title><description>A discrete cosine transform/inverse discrete transform or DCT/IDCT integrated circuit capable of performing both DCT and IDCT, includes a processor for processing DCT/IDCT data including, input buffer and arithmetic logic unit for processing incoming data and first pass pre-processed data, multiplier and accumulator unit for performing mathematical operations on DCT/IDCT data, and output buffer and arithmetic logic unit for processing first pass pre-processed data and outgoing data. Also provided is an interleaved random access memory for storing DCT/IDCT data during various stages of processing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEKwkAQRNNYiPoP-wMSY9JYLps1Htwlx91ekSoEOSvRQAR_3wsItjbzmJm3zt6OqSet2gZqklylANUKNw6FayDlKCgBtBbTEjwEv7gICzSDCVqU1YpdjkQhVZTOAbb1z3GpdQbSz96DYdO5fputbuN9jrsvNxmcWeiyj9NziPM0XuMjvga2h-pYFcUJy_IP5QP0azlO</recordid><startdate>19920805</startdate><enddate>19920805</enddate><creator>FRIEDLANDER, RAMI</creator><creator>RETTER, RAFI</creator><scope>EVB</scope></search><sort><creationdate>19920805</creationdate><title>RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY</title><author>FRIEDLANDER, RAMI ; RETTER, RAFI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0424119A33</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>FRIEDLANDER, RAMI</creatorcontrib><creatorcontrib>RETTER, RAFI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FRIEDLANDER, RAMI</au><au>RETTER, RAFI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY</title><date>1992-08-05</date><risdate>1992</risdate><abstract>A discrete cosine transform/inverse discrete transform or DCT/IDCT integrated circuit capable of performing both DCT and IDCT, includes a processor for processing DCT/IDCT data including, input buffer and arithmetic logic unit for processing incoming data and first pass pre-processed data, multiplier and accumulator unit for performing mathematical operations on DCT/IDCT data, and output buffer and arithmetic logic unit for processing first pass pre-processed data and outgoing data. Also provided is an interleaved random access memory for storing DCT/IDCT data during various stages of processing.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_EP0424119A3
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
PHYSICS
title RECYCLING DCT/IDCT INTEGRATED CIRCUIT APPARATUS USING A SINGLE MULTIPLIER/ACCUMULATOR AND A SINGLE RANDOM ACCESS MEMORY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T17%3A59%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FRIEDLANDER,%20RAMI&rft.date=1992-08-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0424119A3%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true