Secondary processor initialization scheme

In a microprocessor based computer system having a primary unit (10) such as a system board and a secondary unit (20) such as an adapter card, the secondary processor (21), which is held in a non-running reset state, contained on the secondary unit can be initialized without requiring a read only st...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KNIGHT, STEPHEN ARTHUR, WERNIMONT, ANNE MARGARET, MARTEL, NELSON ARMAND, JR, ROMOM, RAYMOND FRANCIS, MORSE, RAYMOND KEITH, MANGES, MARK GREGORY, MILLER, GERALD DAVID
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KNIGHT, STEPHEN ARTHUR
WERNIMONT, ANNE MARGARET
MARTEL, NELSON ARMAND, JR
ROMOM, RAYMOND FRANCIS
MORSE, RAYMOND KEITH
MANGES, MARK GREGORY
MILLER, GERALD DAVID
description In a microprocessor based computer system having a primary unit (10) such as a system board and a secondary unit (20) such as an adapter card, the secondary processor (21), which is held in a non-running reset state, contained on the secondary unit can be initialized without requiring a read only storage (ROS) module or a read only memory (ROM) module to be a part of the secondary unit. Specifically, a window is defined from a segment of uninstalled memory address space from the primary unit and a segment of installed memory address space from the secondary unit. The primary processor (11) on the primary unit retrieves the secondary processor's initialization program from the primary unit's non-volatile storage (17). This initialization program (also known as an IPL program or a boot program) is then placed in the window. The primary processor then disables the reset line of the secondary processor. Upon having its reset line disabled, the secondary processor begins executing the initialization program. After the initialization program has completed, the primary unit can send other preparatory programs, such as diagnostic programs to the secondary unit through the window. When all of the preparatory programs have been completed, the contents of the window are overwritten so the primary unit's memory and the secondary unit's memory can be fully utilized for other interprocessor communications. An alternate embodiment is also disclosed where a shared memory address space is used.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0335812A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0335812A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0335812A23</originalsourceid><addsrcrecordid>eNrjZNAMTk3Oz0tJLKpUKCjKT04tLs4vUsjMyyzJTMzJrEosyczPUyhOzkjNTeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQbGxqYWhkaORsZEKAEA-pco6w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Secondary processor initialization scheme</title><source>esp@cenet</source><creator>KNIGHT, STEPHEN ARTHUR ; WERNIMONT, ANNE MARGARET ; MARTEL, NELSON ARMAND, JR ; ROMOM, RAYMOND FRANCIS ; MORSE, RAYMOND KEITH ; MANGES, MARK GREGORY ; MILLER, GERALD DAVID</creator><creatorcontrib>KNIGHT, STEPHEN ARTHUR ; WERNIMONT, ANNE MARGARET ; MARTEL, NELSON ARMAND, JR ; ROMOM, RAYMOND FRANCIS ; MORSE, RAYMOND KEITH ; MANGES, MARK GREGORY ; MILLER, GERALD DAVID</creatorcontrib><description>In a microprocessor based computer system having a primary unit (10) such as a system board and a secondary unit (20) such as an adapter card, the secondary processor (21), which is held in a non-running reset state, contained on the secondary unit can be initialized without requiring a read only storage (ROS) module or a read only memory (ROM) module to be a part of the secondary unit. Specifically, a window is defined from a segment of uninstalled memory address space from the primary unit and a segment of installed memory address space from the secondary unit. The primary processor (11) on the primary unit retrieves the secondary processor's initialization program from the primary unit's non-volatile storage (17). This initialization program (also known as an IPL program or a boot program) is then placed in the window. The primary processor then disables the reset line of the secondary processor. Upon having its reset line disabled, the secondary processor begins executing the initialization program. After the initialization program has completed, the primary unit can send other preparatory programs, such as diagnostic programs to the secondary unit through the window. When all of the preparatory programs have been completed, the contents of the window are overwritten so the primary unit's memory and the secondary unit's memory can be fully utilized for other interprocessor communications. An alternate embodiment is also disclosed where a shared memory address space is used.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19891004&amp;DB=EPODOC&amp;CC=EP&amp;NR=0335812A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19891004&amp;DB=EPODOC&amp;CC=EP&amp;NR=0335812A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KNIGHT, STEPHEN ARTHUR</creatorcontrib><creatorcontrib>WERNIMONT, ANNE MARGARET</creatorcontrib><creatorcontrib>MARTEL, NELSON ARMAND, JR</creatorcontrib><creatorcontrib>ROMOM, RAYMOND FRANCIS</creatorcontrib><creatorcontrib>MORSE, RAYMOND KEITH</creatorcontrib><creatorcontrib>MANGES, MARK GREGORY</creatorcontrib><creatorcontrib>MILLER, GERALD DAVID</creatorcontrib><title>Secondary processor initialization scheme</title><description>In a microprocessor based computer system having a primary unit (10) such as a system board and a secondary unit (20) such as an adapter card, the secondary processor (21), which is held in a non-running reset state, contained on the secondary unit can be initialized without requiring a read only storage (ROS) module or a read only memory (ROM) module to be a part of the secondary unit. Specifically, a window is defined from a segment of uninstalled memory address space from the primary unit and a segment of installed memory address space from the secondary unit. The primary processor (11) on the primary unit retrieves the secondary processor's initialization program from the primary unit's non-volatile storage (17). This initialization program (also known as an IPL program or a boot program) is then placed in the window. The primary processor then disables the reset line of the secondary processor. Upon having its reset line disabled, the secondary processor begins executing the initialization program. After the initialization program has completed, the primary unit can send other preparatory programs, such as diagnostic programs to the secondary unit through the window. When all of the preparatory programs have been completed, the contents of the window are overwritten so the primary unit's memory and the secondary unit's memory can be fully utilized for other interprocessor communications. An alternate embodiment is also disclosed where a shared memory address space is used.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAMTk3Oz0tJLKpUKCjKT04tLs4vUsjMyyzJTMzJrEosyczPUyhOzkjNTeVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQbGxqYWhkaORsZEKAEA-pco6w</recordid><startdate>19891004</startdate><enddate>19891004</enddate><creator>KNIGHT, STEPHEN ARTHUR</creator><creator>WERNIMONT, ANNE MARGARET</creator><creator>MARTEL, NELSON ARMAND, JR</creator><creator>ROMOM, RAYMOND FRANCIS</creator><creator>MORSE, RAYMOND KEITH</creator><creator>MANGES, MARK GREGORY</creator><creator>MILLER, GERALD DAVID</creator><scope>EVB</scope></search><sort><creationdate>19891004</creationdate><title>Secondary processor initialization scheme</title><author>KNIGHT, STEPHEN ARTHUR ; WERNIMONT, ANNE MARGARET ; MARTEL, NELSON ARMAND, JR ; ROMOM, RAYMOND FRANCIS ; MORSE, RAYMOND KEITH ; MANGES, MARK GREGORY ; MILLER, GERALD DAVID</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0335812A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1989</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KNIGHT, STEPHEN ARTHUR</creatorcontrib><creatorcontrib>WERNIMONT, ANNE MARGARET</creatorcontrib><creatorcontrib>MARTEL, NELSON ARMAND, JR</creatorcontrib><creatorcontrib>ROMOM, RAYMOND FRANCIS</creatorcontrib><creatorcontrib>MORSE, RAYMOND KEITH</creatorcontrib><creatorcontrib>MANGES, MARK GREGORY</creatorcontrib><creatorcontrib>MILLER, GERALD DAVID</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KNIGHT, STEPHEN ARTHUR</au><au>WERNIMONT, ANNE MARGARET</au><au>MARTEL, NELSON ARMAND, JR</au><au>ROMOM, RAYMOND FRANCIS</au><au>MORSE, RAYMOND KEITH</au><au>MANGES, MARK GREGORY</au><au>MILLER, GERALD DAVID</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Secondary processor initialization scheme</title><date>1989-10-04</date><risdate>1989</risdate><abstract>In a microprocessor based computer system having a primary unit (10) such as a system board and a secondary unit (20) such as an adapter card, the secondary processor (21), which is held in a non-running reset state, contained on the secondary unit can be initialized without requiring a read only storage (ROS) module or a read only memory (ROM) module to be a part of the secondary unit. Specifically, a window is defined from a segment of uninstalled memory address space from the primary unit and a segment of installed memory address space from the secondary unit. The primary processor (11) on the primary unit retrieves the secondary processor's initialization program from the primary unit's non-volatile storage (17). This initialization program (also known as an IPL program or a boot program) is then placed in the window. The primary processor then disables the reset line of the secondary processor. Upon having its reset line disabled, the secondary processor begins executing the initialization program. After the initialization program has completed, the primary unit can send other preparatory programs, such as diagnostic programs to the secondary unit through the window. When all of the preparatory programs have been completed, the contents of the window are overwritten so the primary unit's memory and the secondary unit's memory can be fully utilized for other interprocessor communications. An alternate embodiment is also disclosed where a shared memory address space is used.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP0335812A2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Secondary processor initialization scheme
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T16%3A23%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KNIGHT,%20STEPHEN%20ARTHUR&rft.date=1989-10-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0335812A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true