Interruptible cache loading
A system for interrupting loading of data into a high speed memory device from main storage. A high speed cache is connected to main storage for storing at least a subset of the data residing therein and for accessing data from a processor. A buffering device is connected to main storage and to the...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | JEREMIAH, THOMAS LEO RUANE, ALBERT JOSEPH ZURLA, FRANK ANTHONY |
| description | A system for interrupting loading of data into a high speed memory device from main storage. A high speed cache is connected to main storage for storing at least a subset of the data residing therein and for accessing data from a processor. A buffering device is connected to main storage and to the cache for buffering data to be loaded therein. The data buffer is adapted to receive data from main storage continuously and is adapted to transfer the data to the cache continuously unless the cache is being accessed by the processor. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0304587A2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0304587A2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0304587A23</originalsourceid><addsrcrecordid>eNrjZJD2zCtJLSoqLSjJTMpJVUhOTM5IVcjJT0zJzEvnYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGxgYmphbmjkbGRCgBAEBfIx0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Interruptible cache loading</title><source>esp@cenet</source><creator>JEREMIAH, THOMAS LEO ; RUANE, ALBERT JOSEPH ; ZURLA, FRANK ANTHONY</creator><creatorcontrib>JEREMIAH, THOMAS LEO ; RUANE, ALBERT JOSEPH ; ZURLA, FRANK ANTHONY</creatorcontrib><description>A system for interrupting loading of data into a high speed memory device from main storage. A high speed cache is connected to main storage for storing at least a subset of the data residing therein and for accessing data from a processor. A buffering device is connected to main storage and to the cache for buffering data to be loaded therein. The data buffer is adapted to receive data from main storage continuously and is adapted to transfer the data to the cache continuously unless the cache is being accessed by the processor.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19890301&DB=EPODOC&CC=EP&NR=0304587A2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19890301&DB=EPODOC&CC=EP&NR=0304587A2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JEREMIAH, THOMAS LEO</creatorcontrib><creatorcontrib>RUANE, ALBERT JOSEPH</creatorcontrib><creatorcontrib>ZURLA, FRANK ANTHONY</creatorcontrib><title>Interruptible cache loading</title><description>A system for interrupting loading of data into a high speed memory device from main storage. A high speed cache is connected to main storage for storing at least a subset of the data residing therein and for accessing data from a processor. A buffering device is connected to main storage and to the cache for buffering data to be loaded therein. The data buffer is adapted to receive data from main storage continuously and is adapted to transfer the data to the cache continuously unless the cache is being accessed by the processor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD2zCtJLSoqLSjJTMpJVUhOTM5IVcjJT0zJzEvnYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEGxgYmphbmjkbGRCgBAEBfIx0</recordid><startdate>19890301</startdate><enddate>19890301</enddate><creator>JEREMIAH, THOMAS LEO</creator><creator>RUANE, ALBERT JOSEPH</creator><creator>ZURLA, FRANK ANTHONY</creator><scope>EVB</scope></search><sort><creationdate>19890301</creationdate><title>Interruptible cache loading</title><author>JEREMIAH, THOMAS LEO ; RUANE, ALBERT JOSEPH ; ZURLA, FRANK ANTHONY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0304587A23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>1989</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>JEREMIAH, THOMAS LEO</creatorcontrib><creatorcontrib>RUANE, ALBERT JOSEPH</creatorcontrib><creatorcontrib>ZURLA, FRANK ANTHONY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JEREMIAH, THOMAS LEO</au><au>RUANE, ALBERT JOSEPH</au><au>ZURLA, FRANK ANTHONY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Interruptible cache loading</title><date>1989-03-01</date><risdate>1989</risdate><abstract>A system for interrupting loading of data into a high speed memory device from main storage. A high speed cache is connected to main storage for storing at least a subset of the data residing therein and for accessing data from a processor. A buffering device is connected to main storage and to the cache for buffering data to be loaded therein. The data buffer is adapted to receive data from main storage continuously and is adapted to transfer the data to the cache continuously unless the cache is being accessed by the processor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; fre ; ger |
| recordid | cdi_epo_espacenet_EP0304587A2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Interruptible cache loading |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T11%3A17%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JEREMIAH,%20THOMAS%20LEO&rft.date=1989-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0304587A2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |