LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS
Disclosed is a low temperature technique for annealing implantation damage and activating dopants. Conventional furnace annealing requires temperatures as high as 1000 DEG to 1100 DEG C. to completely anneal the dopant implantation damage; 75 KeV arsenic implantation followed by 550 DEG C. for 75 mi...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SINGH, RANBIR RAIOUDHURY, PROSENJIT GIGANTE, JOSEPH ROBERT ROHATGI, AJEET FONASH, STEPHEN JOSEPH |
description | Disclosed is a low temperature technique for annealing implantation damage and activating dopants. Conventional furnace annealing requires temperatures as high as 1000 DEG to 1100 DEG C. to completely anneal the dopant implantation damage; 75 KeV arsenic implantation followed by 550 DEG C. for 75 minutes and 900 DEG C. for 30 minutes in nitrogen for instance is not sufficient to anneal the implantation damage and results in a leakage current of the order of 1 mA per cm2. If, however, subsequent to the arsenic implantation, 0.4 KeV hydrogen ions are implanted using a Kaufman ion source with an accelerator current of 200 milliamp, then only 500 DEG to 600 DEG C. for one hour anneal in nitrogen is sufficient to eliminate the arsenic implantation damage. This results in a leakage current of the order of 5 to 25 nA per cm2 and a complete dopant activation is achieved. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP0146233B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP0146233B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP0146233B13</originalsourceid><addsrcrecordid>eNrjZHDz8Q9XCHH1DXANcgwJDXJVCAjyd3YNDlZw8w9ScPTzc3X08fRzVwj2cPQBqfT0DfBx9AtxdVHw09YPUPAK9XMO8fT3C-ZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQaGJmZGxsZOhsZEKAEAbVsr_Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS</title><source>esp@cenet</source><creator>SINGH, RANBIR ; RAIOUDHURY, PROSENJIT ; GIGANTE, JOSEPH ROBERT ; ROHATGI, AJEET ; FONASH, STEPHEN JOSEPH</creator><creatorcontrib>SINGH, RANBIR ; RAIOUDHURY, PROSENJIT ; GIGANTE, JOSEPH ROBERT ; ROHATGI, AJEET ; FONASH, STEPHEN JOSEPH</creatorcontrib><description>Disclosed is a low temperature technique for annealing implantation damage and activating dopants. Conventional furnace annealing requires temperatures as high as 1000 DEG to 1100 DEG C. to completely anneal the dopant implantation damage; 75 KeV arsenic implantation followed by 550 DEG C. for 75 minutes and 900 DEG C. for 30 minutes in nitrogen for instance is not sufficient to anneal the implantation damage and results in a leakage current of the order of 1 mA per cm2. If, however, subsequent to the arsenic implantation, 0.4 KeV hydrogen ions are implanted using a Kaufman ion source with an accelerator current of 200 milliamp, then only 500 DEG to 600 DEG C. for one hour anneal in nitrogen is sufficient to eliminate the arsenic implantation damage. This results in a leakage current of the order of 5 to 25 nA per cm2 and a complete dopant activation is achieved.</description><edition>4</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880601&DB=EPODOC&CC=EP&NR=0146233B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880601&DB=EPODOC&CC=EP&NR=0146233B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SINGH, RANBIR</creatorcontrib><creatorcontrib>RAIOUDHURY, PROSENJIT</creatorcontrib><creatorcontrib>GIGANTE, JOSEPH ROBERT</creatorcontrib><creatorcontrib>ROHATGI, AJEET</creatorcontrib><creatorcontrib>FONASH, STEPHEN JOSEPH</creatorcontrib><title>LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS</title><description>Disclosed is a low temperature technique for annealing implantation damage and activating dopants. Conventional furnace annealing requires temperatures as high as 1000 DEG to 1100 DEG C. to completely anneal the dopant implantation damage; 75 KeV arsenic implantation followed by 550 DEG C. for 75 minutes and 900 DEG C. for 30 minutes in nitrogen for instance is not sufficient to anneal the implantation damage and results in a leakage current of the order of 1 mA per cm2. If, however, subsequent to the arsenic implantation, 0.4 KeV hydrogen ions are implanted using a Kaufman ion source with an accelerator current of 200 milliamp, then only 500 DEG to 600 DEG C. for one hour anneal in nitrogen is sufficient to eliminate the arsenic implantation damage. This results in a leakage current of the order of 5 to 25 nA per cm2 and a complete dopant activation is achieved.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDz8Q9XCHH1DXANcgwJDXJVCAjyd3YNDlZw8w9ScPTzc3X08fRzVwj2cPQBqfT0DfBx9AtxdVHw09YPUPAK9XMO8fT3C-ZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQaGJmZGxsZOhsZEKAEAbVsr_Q</recordid><startdate>19880601</startdate><enddate>19880601</enddate><creator>SINGH, RANBIR</creator><creator>RAIOUDHURY, PROSENJIT</creator><creator>GIGANTE, JOSEPH ROBERT</creator><creator>ROHATGI, AJEET</creator><creator>FONASH, STEPHEN JOSEPH</creator><scope>EVB</scope></search><sort><creationdate>19880601</creationdate><title>LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS</title><author>SINGH, RANBIR ; RAIOUDHURY, PROSENJIT ; GIGANTE, JOSEPH ROBERT ; ROHATGI, AJEET ; FONASH, STEPHEN JOSEPH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP0146233B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SINGH, RANBIR</creatorcontrib><creatorcontrib>RAIOUDHURY, PROSENJIT</creatorcontrib><creatorcontrib>GIGANTE, JOSEPH ROBERT</creatorcontrib><creatorcontrib>ROHATGI, AJEET</creatorcontrib><creatorcontrib>FONASH, STEPHEN JOSEPH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SINGH, RANBIR</au><au>RAIOUDHURY, PROSENJIT</au><au>GIGANTE, JOSEPH ROBERT</au><au>ROHATGI, AJEET</au><au>FONASH, STEPHEN JOSEPH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS</title><date>1988-06-01</date><risdate>1988</risdate><abstract>Disclosed is a low temperature technique for annealing implantation damage and activating dopants. Conventional furnace annealing requires temperatures as high as 1000 DEG to 1100 DEG C. to completely anneal the dopant implantation damage; 75 KeV arsenic implantation followed by 550 DEG C. for 75 minutes and 900 DEG C. for 30 minutes in nitrogen for instance is not sufficient to anneal the implantation damage and results in a leakage current of the order of 1 mA per cm2. If, however, subsequent to the arsenic implantation, 0.4 KeV hydrogen ions are implanted using a Kaufman ion source with an accelerator current of 200 milliamp, then only 500 DEG to 600 DEG C. for one hour anneal in nitrogen is sufficient to eliminate the arsenic implantation damage. This results in a leakage current of the order of 5 to 25 nA per cm2 and a complete dopant activation is achieved.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_EP0146233B1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | LOW TEMPERATURE PROCESS FOR ANNEALING SHALLOW IMPLANTED N+/P JUNCTIONS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T08%3A09%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SINGH,%20RANBIR&rft.date=1988-06-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP0146233B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |