Packung für elektronische Schaltung
An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chips packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring b...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YAMANAKA, HISAYOSHI AKIYAMA, MASATSUGU OKISHIMA, TETSUYA IHARA, HIROKAZU KANEKAWA, NOBUYASU KAWABATA, KIYOSHI |
| description | An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chips packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayer. The bus line includes two data bus lines, the semiconductor chips connected with one data bus line are formed on one side of the wiring substrate and the semiconductor chips connected with the other data bus line are formed on the other side of the wiring substrate. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE69233063TT2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE69233063TT2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE69233063TT23</originalsourceid><addsrcrecordid>eNrjZFAJSEzOLs1LV0g7vKdIITUnNbukKD8vszg5I1UhODkjMacEKMnDwJqWmFOcyguluRmU3FxDnD10Uwvy41OLCxKTU_NSS-JdXM0sjYyNDcyMQ0KMjIlSBADDDCho</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Packung für elektronische Schaltung</title><source>esp@cenet</source><creator>YAMANAKA, HISAYOSHI ; AKIYAMA, MASATSUGU ; OKISHIMA, TETSUYA ; IHARA, HIROKAZU ; KANEKAWA, NOBUYASU ; KAWABATA, KIYOSHI</creator><creatorcontrib>YAMANAKA, HISAYOSHI ; AKIYAMA, MASATSUGU ; OKISHIMA, TETSUYA ; IHARA, HIROKAZU ; KANEKAWA, NOBUYASU ; KAWABATA, KIYOSHI</creatorcontrib><description>An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chips packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayer. The bus line includes two data bus lines, the semiconductor chips connected with one data bus line are formed on one side of the wiring substrate and the semiconductor chips connected with the other data bus line are formed on the other side of the wiring substrate.</description><edition>7</edition><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040916&DB=EPODOC&CC=DE&NR=69233063T2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040916&DB=EPODOC&CC=DE&NR=69233063T2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAMANAKA, HISAYOSHI</creatorcontrib><creatorcontrib>AKIYAMA, MASATSUGU</creatorcontrib><creatorcontrib>OKISHIMA, TETSUYA</creatorcontrib><creatorcontrib>IHARA, HIROKAZU</creatorcontrib><creatorcontrib>KANEKAWA, NOBUYASU</creatorcontrib><creatorcontrib>KAWABATA, KIYOSHI</creatorcontrib><title>Packung für elektronische Schaltung</title><description>An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chips packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayer. The bus line includes two data bus lines, the semiconductor chips connected with one data bus line are formed on one side of the wiring substrate and the semiconductor chips connected with the other data bus line are formed on the other side of the wiring substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAJSEzOLs1LV0g7vKdIITUnNbukKD8vszg5I1UhODkjMacEKMnDwJqWmFOcyguluRmU3FxDnD10Uwvy41OLCxKTU_NSS-JdXM0sjYyNDcyMQ0KMjIlSBADDDCho</recordid><startdate>20040916</startdate><enddate>20040916</enddate><creator>YAMANAKA, HISAYOSHI</creator><creator>AKIYAMA, MASATSUGU</creator><creator>OKISHIMA, TETSUYA</creator><creator>IHARA, HIROKAZU</creator><creator>KANEKAWA, NOBUYASU</creator><creator>KAWABATA, KIYOSHI</creator><scope>EVB</scope></search><sort><creationdate>20040916</creationdate><title>Packung für elektronische Schaltung</title><author>YAMANAKA, HISAYOSHI ; AKIYAMA, MASATSUGU ; OKISHIMA, TETSUYA ; IHARA, HIROKAZU ; KANEKAWA, NOBUYASU ; KAWABATA, KIYOSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE69233063TT23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>YAMANAKA, HISAYOSHI</creatorcontrib><creatorcontrib>AKIYAMA, MASATSUGU</creatorcontrib><creatorcontrib>OKISHIMA, TETSUYA</creatorcontrib><creatorcontrib>IHARA, HIROKAZU</creatorcontrib><creatorcontrib>KANEKAWA, NOBUYASU</creatorcontrib><creatorcontrib>KAWABATA, KIYOSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAMANAKA, HISAYOSHI</au><au>AKIYAMA, MASATSUGU</au><au>OKISHIMA, TETSUYA</au><au>IHARA, HIROKAZU</au><au>KANEKAWA, NOBUYASU</au><au>KAWABATA, KIYOSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Packung für elektronische Schaltung</title><date>2004-09-16</date><risdate>2004</risdate><abstract>An electronic circuit package having a wiring substrate, at least two semiconductor chips and a bus line. All the semiconductor chips to be connected by means of the bus line are bare chips packaged on a wiring substrate, and the semiconductor chips and the wiring substrate are connected by wiring bonding between wire bonding pads formed on the semiconductor chips and the wiring substrate. The wiring substrate may be a multilayer. The bus line includes two data bus lines, the semiconductor chips connected with one data bus line are formed on one side of the wiring substrate and the semiconductor chips connected with the other data bus line are formed on the other side of the wiring substrate.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | ger |
| recordid | cdi_epo_espacenet_DE69233063TT2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
| title | Packung für elektronische Schaltung |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T18%3A24%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAMANAKA,%20HISAYOSHI&rft.date=2004-09-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE69233063TT2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |