Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher

A method employing a test structure (10) identical to the memory array whose gate oxide quality is to be determined, except for the fact that the cells are connected electrically (13-15, 17, 18, 19-21) parallel to one another. The test structure is so stressed electrically as to extract electrons fr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RAVAZZI, LEONARDO, CAPPELLETTI, PAOLO GIUSEPPE
Format: Patent
Sprache:ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RAVAZZI, LEONARDO
CAPPELLETTI, PAOLO GIUSEPPE
description A method employing a test structure (10) identical to the memory array whose gate oxide quality is to be determined, except for the fact that the cells are connected electrically (13-15, 17, 18, 19-21) parallel to one another. The test structure is so stressed electrically as to extract electrons from the floating gate of the defective-gate-oxide cells and so modify the characteristic of the cell while leaving the charge of the non-defective cells unchanged. In this way, only the threshold of the defective cells is altered. A subthreshold voltage is then applied to the test structure, and the drain current through the cells, which is related to the presence of at least one defective cell in the structure, is measured. Measurement and analysis of the current-voltage characteristic provides for determining the number of defective cells. The method is suitable for in-line quality control of the gate oxide of EPROM, EEPROM and flash-EEPROM memories.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE69229673TT2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE69229673TT2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE69229673TT23</originalsourceid><addsrcrecordid>eNrjZEgMSy1KS8woSs1TqCotUnBKLU8tKinNS1dISS1WcE8sKUktyq_ITClWyMtMzijRTcs5vAdIZ6anFim4BgT5--oouIJphdK8FIW0nMTiDF2IgG5wQSpQS2oRDwNrWmJOcSovlOZmUHJzDXH20E0tyI9PLS5ITE7NSy2Jd3E1szQysjQzNw4JMTImShEAIV49Xg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher</title><source>esp@cenet</source><creator>RAVAZZI, LEONARDO ; CAPPELLETTI, PAOLO GIUSEPPE</creator><creatorcontrib>RAVAZZI, LEONARDO ; CAPPELLETTI, PAOLO GIUSEPPE</creatorcontrib><description>A method employing a test structure (10) identical to the memory array whose gate oxide quality is to be determined, except for the fact that the cells are connected electrically (13-15, 17, 18, 19-21) parallel to one another. The test structure is so stressed electrically as to extract electrons from the floating gate of the defective-gate-oxide cells and so modify the characteristic of the cell while leaving the charge of the non-defective cells unchanged. In this way, only the threshold of the defective cells is altered. A subthreshold voltage is then applied to the test structure, and the drain current through the cells, which is related to the presence of at least one defective cell in the structure, is measured. Measurement and analysis of the current-voltage characteristic provides for determining the number of defective cells. The method is suitable for in-line quality control of the gate oxide of EPROM, EEPROM and flash-EEPROM memories.</description><edition>6</edition><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991202&amp;DB=EPODOC&amp;CC=DE&amp;NR=69229673T2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991202&amp;DB=EPODOC&amp;CC=DE&amp;NR=69229673T2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAVAZZI, LEONARDO</creatorcontrib><creatorcontrib>CAPPELLETTI, PAOLO GIUSEPPE</creatorcontrib><title>Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher</title><description>A method employing a test structure (10) identical to the memory array whose gate oxide quality is to be determined, except for the fact that the cells are connected electrically (13-15, 17, 18, 19-21) parallel to one another. The test structure is so stressed electrically as to extract electrons from the floating gate of the defective-gate-oxide cells and so modify the characteristic of the cell while leaving the charge of the non-defective cells unchanged. In this way, only the threshold of the defective cells is altered. A subthreshold voltage is then applied to the test structure, and the drain current through the cells, which is related to the presence of at least one defective cell in the structure, is measured. Measurement and analysis of the current-voltage characteristic provides for determining the number of defective cells. The method is suitable for in-line quality control of the gate oxide of EPROM, EEPROM and flash-EEPROM memories.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZEgMSy1KS8woSs1TqCotUnBKLU8tKinNS1dISS1WcE8sKUktyq_ITClWyMtMzijRTcs5vAdIZ6anFim4BgT5--oouIJphdK8FIW0nMTiDF2IgG5wQSpQS2oRDwNrWmJOcSovlOZmUHJzDXH20E0tyI9PLS5ITE7NSy2Jd3E1szQysjQzNw4JMTImShEAIV49Xg</recordid><startdate>19991202</startdate><enddate>19991202</enddate><creator>RAVAZZI, LEONARDO</creator><creator>CAPPELLETTI, PAOLO GIUSEPPE</creator><scope>EVB</scope></search><sort><creationdate>19991202</creationdate><title>Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher</title><author>RAVAZZI, LEONARDO ; CAPPELLETTI, PAOLO GIUSEPPE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE69229673TT23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>1999</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>RAVAZZI, LEONARDO</creatorcontrib><creatorcontrib>CAPPELLETTI, PAOLO GIUSEPPE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAVAZZI, LEONARDO</au><au>CAPPELLETTI, PAOLO GIUSEPPE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher</title><date>1999-12-02</date><risdate>1999</risdate><abstract>A method employing a test structure (10) identical to the memory array whose gate oxide quality is to be determined, except for the fact that the cells are connected electrically (13-15, 17, 18, 19-21) parallel to one another. The test structure is so stressed electrically as to extract electrons from the floating gate of the defective-gate-oxide cells and so modify the characteristic of the cell while leaving the charge of the non-defective cells unchanged. In this way, only the threshold of the defective cells is altered. A subthreshold voltage is then applied to the test structure, and the drain current through the cells, which is related to the presence of at least one defective cell in the structure, is measured. Measurement and analysis of the current-voltage characteristic provides for determining the number of defective cells. The method is suitable for in-line quality control of the gate oxide of EPROM, EEPROM and flash-EEPROM memories.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language ger
recordid cdi_epo_espacenet_DE69229673TT2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title Verfahren zur Bewertung des Gatteroxids nicht-flüchtiger EPROM, EEPROM und flash-EEPROM-Speicher
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T06%3A11%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAVAZZI,%20LEONARDO&rft.date=1999-12-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE69229673TT2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true