Verzögerungsfehler-Testvorrichtung

A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	WHETSEL, LEE D., PLANO, TEXAS 75025, US
Format:	Patent
Sprache:	ger
Schlagworte:	MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	WHETSEL, LEE D., PLANO, TEXAS 75025, US
description	A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch (26) is connected to output of the flip-flop (24). The output of the latch (26) is connected to one input of a multiplexer (28), the second input to the multiplexer (28) being a data input (DIN) signal. A control bus (17) is provided for controlling the multiplexers (22, 28), flip-flop (24) and latch (26). The test cell allows input data to be observed and output data to be controlled simultaneously. This architecture allows propagation delays between devices to be determined. A driving device (264) toggles its output on a first clock edge. On a subsequent clock edge, the receiving circuit (266) samples its input. The sampled input may be scanned out and compared to the toggled value to determine whether the signal propagated between the first and second clock edges.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE69031362TT2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE69031362TT2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE69031362TT23</originalsourceid><addsrcrecordid>eNrjZFAOSy2qOrwtPbWoNC-9OC01Iye1SDcktbikLL-oKDM5owQozMPAmpaYU5zKC6W5GZTcXEOcPXRTC_LjU4sLEpNT81JL4l1czSwNjA2NzYxCQoyMiVIEAPXaKOM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Verzögerungsfehler-Testvorrichtung</title><source>esp@cenet</source><creator>WHETSEL, LEE D., PLANO, TEXAS 75025, US</creator><creatorcontrib>WHETSEL, LEE D., PLANO, TEXAS 75025, US</creatorcontrib><description>A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch (26) is connected to output of the flip-flop (24). The output of the latch (26) is connected to one input of a multiplexer (28), the second input to the multiplexer (28) being a data input (DIN) signal. A control bus (17) is provided for controlling the multiplexers (22, 28), flip-flop (24) and latch (26). The test cell allows input data to be observed and output data to be controlled simultaneously. This architecture allows propagation delays between devices to be determined. A driving device (264) toggles its output on a first clock edge. On a subsequent clock edge, the receiving circuit (266) samples its input. The sampled input may be scanned out and compared to the toggled value to determine whether the signal propagated between the first and second clock edges.</description><edition>6</edition><language>ger</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19980108&DB=EPODOC&CC=DE&NR=69031362T2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19980108&DB=EPODOC&CC=DE&NR=69031362T2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WHETSEL, LEE D., PLANO, TEXAS 75025, US</creatorcontrib><title>Verzögerungsfehler-Testvorrichtung</title><description>A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch (26) is connected to output of the flip-flop (24). The output of the latch (26) is connected to one input of a multiplexer (28), the second input to the multiplexer (28) being a data input (DIN) signal. A control bus (17) is provided for controlling the multiplexers (22, 28), flip-flop (24) and latch (26). The test cell allows input data to be observed and output data to be controlled simultaneously. This architecture allows propagation delays between devices to be determined. A driving device (264) toggles its output on a first clock edge. On a subsequent clock edge, the receiving circuit (266) samples its input. The sampled input may be scanned out and compared to the toggled value to determine whether the signal propagated between the first and second clock edges.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAOSy2qOrwtPbWoNC-9OC01Iye1SDcktbikLL-oKDM5owQozMPAmpaYU5zKC6W5GZTcXEOcPXRTC_LjU4sLEpNT81JL4l1czSwNjA2NzYxCQoyMiVIEAPXaKOM</recordid><startdate>19980108</startdate><enddate>19980108</enddate><creator>WHETSEL, LEE D., PLANO, TEXAS 75025, US</creator><scope>EVB</scope></search><sort><creationdate>19980108</creationdate><title>Verzögerungsfehler-Testvorrichtung</title><author>WHETSEL, LEE D., PLANO, TEXAS 75025, US</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE69031362TT23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>1998</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>WHETSEL, LEE D., PLANO, TEXAS 75025, US</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WHETSEL, LEE D., PLANO, TEXAS 75025, US</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Verzögerungsfehler-Testvorrichtung</title><date>1998-01-08</date><risdate>1998</risdate><abstract>A test cell (12) provides boundary scan testing in an integrated circuit (10). The test cell (12) comprises two memories, a flip-flop (24) and a latch (26), for storing test data. A first multiplexer (22) selectively connects one of a plurality of inputs to the flip-flop (24). The input of the latch (26) is connected to output of the flip-flop (24). The output of the latch (26) is connected to one input of a multiplexer (28), the second input to the multiplexer (28) being a data input (DIN) signal. A control bus (17) is provided for controlling the multiplexers (22, 28), flip-flop (24) and latch (26). The test cell allows input data to be observed and output data to be controlled simultaneously. This architecture allows propagation delays between devices to be determined. A driving device (264) toggles its output on a first clock edge. On a subsequent clock edge, the receiving circuit (266) samples its input. The sampled input may be scanned out and compared to the toggled value to determine whether the signal propagated between the first and second clock edges.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	ger
recordid	cdi_epo_espacenet_DE69031362TT2
source	esp@cenet
subjects	MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING
title	Verzögerungsfehler-Testvorrichtung
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T18%3A24%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WHETSEL,%20LEE%20D.,%20PLANO,%20TEXAS%2075025,%20US&rft.date=1998-01-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE69031362TT2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true