Arrangement for pulse lengthening and level conversion

A circuit arrangement for combined pulse-lengthening and level conversion in digital circuits in the case of which very short pulses of one logic family are intended to be converted into longer pulses of another logic family.

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: RUTHEMANN,KLAUS
Format: Patent
Sprache:eng ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RUTHEMANN,KLAUS
description A circuit arrangement for combined pulse-lengthening and level conversion in digital circuits in the case of which very short pulses of one logic family are intended to be converted into longer pulses of another logic family.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE3441142A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE3441142A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE3441142A13</originalsourceid><addsrcrecordid>eNrjZDBzLCpKzEtPzU3NK1FIyy9SKCjNKU5VyEnNSy_JSM3LzEtXSMxLAfLLUnMUkvPzylKLijPz83gYWNMSgQp5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvIursYmJoaGJkaOhMRFKAGdcLVs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Arrangement for pulse lengthening and level conversion</title><source>esp@cenet</source><creator>RUTHEMANN,KLAUS</creator><creatorcontrib>RUTHEMANN,KLAUS</creatorcontrib><description>A circuit arrangement for combined pulse-lengthening and level conversion in digital circuits in the case of which very short pulses of one logic family are intended to be converted into longer pulses of another logic family.</description><edition>4</edition><language>eng ; ger</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1986</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860515&amp;DB=EPODOC&amp;CC=DE&amp;NR=3441142A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860515&amp;DB=EPODOC&amp;CC=DE&amp;NR=3441142A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RUTHEMANN,KLAUS</creatorcontrib><title>Arrangement for pulse lengthening and level conversion</title><description>A circuit arrangement for combined pulse-lengthening and level conversion in digital circuits in the case of which very short pulses of one logic family are intended to be converted into longer pulses of another logic family.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1986</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBzLCpKzEtPzU3NK1FIyy9SKCjNKU5VyEnNSy_JSM3LzEtXSMxLAfLLUnMUkvPzylKLijPz83gYWNMSgQp5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvIursYmJoaGJkaOhMRFKAGdcLVs</recordid><startdate>19860515</startdate><enddate>19860515</enddate><creator>RUTHEMANN,KLAUS</creator><scope>EVB</scope></search><sort><creationdate>19860515</creationdate><title>Arrangement for pulse lengthening and level conversion</title><author>RUTHEMANN,KLAUS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE3441142A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; ger</language><creationdate>1986</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>RUTHEMANN,KLAUS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RUTHEMANN,KLAUS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Arrangement for pulse lengthening and level conversion</title><date>1986-05-15</date><risdate>1986</risdate><abstract>A circuit arrangement for combined pulse-lengthening and level conversion in digital circuits in the case of which very short pulses of one logic family are intended to be converted into longer pulses of another logic family.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; ger
recordid cdi_epo_espacenet_DE3441142A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title Arrangement for pulse lengthening and level conversion
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T13%3A53%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RUTHEMANN,KLAUS&rft.date=1986-05-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE3441142A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true