Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung
The method of making a monolithic integrated semiconductor device with vertical and lateral NPN, P-JFET, P-MOS, and D-MOS elements, includes forming these elements on the surface of a monocrystalline P conductive substrate by selectively forming an N + zone. An upper layer of n conductive semiconduc...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CURRAN, PATRICK A., PLANO, TEX., US |
| description | The method of making a monolithic integrated semiconductor device with vertical and lateral NPN, P-JFET, P-MOS, and D-MOS elements, includes forming these elements on the surface of a monocrystalline P conductive substrate by selectively forming an N + zone. An upper layer of n conductive semiconductor material on this zone at each point where a diffusion MOS element or a lateral NPN element is to be formed. Insulating PN transition zones are formed between P + zones, through the epitaxial layer. In the selected zones, a thin doped P-conductive surface is formed and another in the D-MOS regions. Further zones are formed for source and drain zones, and for the collector and emitter contacts. The gate insulators are selectively formed and the concentrating voltage for the P-MOS elements is applied. Boron ions are implanted to form the depletion channels for P-MOS and P-JFET elements and contacts and metallising are added. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE3005384C2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE3005384C2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE3005384C23</originalsourceid><addsrcrecordid>eNqNi7EKwjAURbs4iPoP-QGhGAX3WsnkJK4lhtsm8PpSXl4Xv94MfoDT4Rzu3TaPF2T0UcDms87GQYqCqCoSQ8ycOVPSmEqINSZWTJIgWsV5ehOS1k-InnTlad9sRk8Fhx93jbn3z84dseQBZfEBDB1uvW3bi72eu5P9Y_IFPeE3WA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung</title><source>esp@cenet</source><creator>CURRAN, PATRICK A., PLANO, TEX., US</creator><creatorcontrib>CURRAN, PATRICK A., PLANO, TEX., US</creatorcontrib><description>The method of making a monolithic integrated semiconductor device with vertical and lateral NPN, P-JFET, P-MOS, and D-MOS elements, includes forming these elements on the surface of a monocrystalline P conductive substrate by selectively forming an N + zone. An upper layer of n conductive semiconductor material on this zone at each point where a diffusion MOS element or a lateral NPN element is to be formed. Insulating PN transition zones are formed between P + zones, through the epitaxial layer. In the selected zones, a thin doped P-conductive surface is formed and another in the D-MOS regions. Further zones are formed for source and drain zones, and for the collector and emitter contacts. The gate insulators are selectively formed and the concentrating voltage for the P-MOS elements is applied. Boron ions are implanted to form the depletion channels for P-MOS and P-JFET elements and contacts and metallising are added.</description><edition>5</edition><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; CONTROLLING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE ; REGULATING ; SEMICONDUCTOR DEVICES ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941027&DB=EPODOC&CC=DE&NR=3005384C2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941027&DB=EPODOC&CC=DE&NR=3005384C2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CURRAN, PATRICK A., PLANO, TEX., US</creatorcontrib><title>Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung</title><description>The method of making a monolithic integrated semiconductor device with vertical and lateral NPN, P-JFET, P-MOS, and D-MOS elements, includes forming these elements on the surface of a monocrystalline P conductive substrate by selectively forming an N + zone. An upper layer of n conductive semiconductor material on this zone at each point where a diffusion MOS element or a lateral NPN element is to be formed. Insulating PN transition zones are formed between P + zones, through the epitaxial layer. In the selected zones, a thin doped P-conductive surface is formed and another in the D-MOS regions. Further zones are formed for source and drain zones, and for the collector and emitter contacts. The gate insulators are selectively formed and the concentrating voltage for the P-MOS elements is applied. Boron ions are implanted to form the depletion channels for P-MOS and P-JFET elements and contacts and metallising are added.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROLLING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>REGULATING</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKwjAURbs4iPoP-QGhGAX3WsnkJK4lhtsm8PpSXl4Xv94MfoDT4Rzu3TaPF2T0UcDms87GQYqCqCoSQ8ycOVPSmEqINSZWTJIgWsV5ehOS1k-InnTlad9sRk8Fhx93jbn3z84dseQBZfEBDB1uvW3bi72eu5P9Y_IFPeE3WA</recordid><startdate>19941027</startdate><enddate>19941027</enddate><creator>CURRAN, PATRICK A., PLANO, TEX., US</creator><scope>EVB</scope></search><sort><creationdate>19941027</creationdate><title>Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung</title><author>CURRAN, PATRICK A., PLANO, TEX., US</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE3005384C23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>1994</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROLLING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>REGULATING</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>CURRAN, PATRICK A., PLANO, TEX., US</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CURRAN, PATRICK A., PLANO, TEX., US</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung</title><date>1994-10-27</date><risdate>1994</risdate><abstract>The method of making a monolithic integrated semiconductor device with vertical and lateral NPN, P-JFET, P-MOS, and D-MOS elements, includes forming these elements on the surface of a monocrystalline P conductive substrate by selectively forming an N + zone. An upper layer of n conductive semiconductor material on this zone at each point where a diffusion MOS element or a lateral NPN element is to be formed. Insulating PN transition zones are formed between P + zones, through the epitaxial layer. In the selected zones, a thin doped P-conductive surface is formed and another in the D-MOS regions. Further zones are formed for source and drain zones, and for the collector and emitter contacts. The gate insulators are selectively formed and the concentrating voltage for the P-MOS elements is applied. Boron ions are implanted to form the depletion channels for P-MOS and P-JFET elements and contacts and metallising are added.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | ger |
| recordid | cdi_epo_espacenet_DE3005384C2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY CONTROLLING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS PULSE TECHNIQUE REGULATING SEMICONDUCTOR DEVICES SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES |
| title | Verfahren zum Herstellen einer monolithischen integrierten Halbleiterschaltung |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T15%3A29%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CURRAN,%20PATRICK%20A.,%20PLANO,%20TEX.,%20US&rft.date=1994-10-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE3005384C2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |