MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST

A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GIANDONATO,GIUSEPPE, MARTINENGO,GIORGIO, CEDOLIN,RICCARDO, SOFI,GIORGIO, CHIAROTTINO,WOLMER, VILLONE,SERGIO, GIORCELLI,SILVANO
Format: Patent
Sprache:ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GIANDONATO,GIUSEPPE
MARTINENGO,GIORGIO
CEDOLIN,RICCARDO
SOFI,GIORGIO
CHIAROTTINO,WOLMER
VILLONE,SERGIO
GIORCELLI,SILVANO
description A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE2908316A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE2908316A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE2908316A13</originalsourceid><addsrcrecordid>eNrjZMjwDfUJ8fT293PzdA8N8nQNcnIMcg1W8PV3CfUBs8JcgxyDnFw9Q0L93IODI4NDXH11FFwcgUo8QxRcPf1cfRXC_IOwqFLw9AtxdQcZGaLgGRzCw8CalphTnMoLpbkZFNxcQ5w9dFML8uNTiwsSk1PzUkviXVyNLA0sjA3NHA2NiVACAH-VNo4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST</title><source>esp@cenet</source><creator>GIANDONATO,GIUSEPPE ; MARTINENGO,GIORGIO ; CEDOLIN,RICCARDO ; SOFI,GIORGIO ; CHIAROTTINO,WOLMER ; VILLONE,SERGIO ; GIORCELLI,SILVANO</creator><creatorcontrib>GIANDONATO,GIUSEPPE ; MARTINENGO,GIORGIO ; CEDOLIN,RICCARDO ; SOFI,GIORGIO ; CHIAROTTINO,WOLMER ; VILLONE,SERGIO ; GIORCELLI,SILVANO</creatorcontrib><description>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</description><edition>2</edition><language>ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; SELECTING</subject><creationdate>1979</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19790906&amp;DB=EPODOC&amp;CC=DE&amp;NR=2908316A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19790906&amp;DB=EPODOC&amp;CC=DE&amp;NR=2908316A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GIANDONATO,GIUSEPPE</creatorcontrib><creatorcontrib>MARTINENGO,GIORGIO</creatorcontrib><creatorcontrib>CEDOLIN,RICCARDO</creatorcontrib><creatorcontrib>SOFI,GIORGIO</creatorcontrib><creatorcontrib>CHIAROTTINO,WOLMER</creatorcontrib><creatorcontrib>VILLONE,SERGIO</creatorcontrib><creatorcontrib>GIORCELLI,SILVANO</creatorcontrib><title>MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST</title><description>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SELECTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1979</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZMjwDfUJ8fT293PzdA8N8nQNcnIMcg1W8PV3CfUBs8JcgxyDnFw9Q0L93IODI4NDXH11FFwcgUo8QxRcPf1cfRXC_IOwqFLw9AtxdQcZGaLgGRzCw8CalphTnMoLpbkZFNxcQ5w9dFML8uNTiwsSk1PzUkviXVyNLA0sjA3NHA2NiVACAH-VNo4</recordid><startdate>19790906</startdate><enddate>19790906</enddate><creator>GIANDONATO,GIUSEPPE</creator><creator>MARTINENGO,GIORGIO</creator><creator>CEDOLIN,RICCARDO</creator><creator>SOFI,GIORGIO</creator><creator>CHIAROTTINO,WOLMER</creator><creator>VILLONE,SERGIO</creator><creator>GIORCELLI,SILVANO</creator><scope>EVB</scope></search><sort><creationdate>19790906</creationdate><title>MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST</title><author>GIANDONATO,GIUSEPPE ; MARTINENGO,GIORGIO ; CEDOLIN,RICCARDO ; SOFI,GIORGIO ; CHIAROTTINO,WOLMER ; VILLONE,SERGIO ; GIORCELLI,SILVANO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE2908316A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>1979</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SELECTING</topic><toplevel>online_resources</toplevel><creatorcontrib>GIANDONATO,GIUSEPPE</creatorcontrib><creatorcontrib>MARTINENGO,GIORGIO</creatorcontrib><creatorcontrib>CEDOLIN,RICCARDO</creatorcontrib><creatorcontrib>SOFI,GIORGIO</creatorcontrib><creatorcontrib>CHIAROTTINO,WOLMER</creatorcontrib><creatorcontrib>VILLONE,SERGIO</creatorcontrib><creatorcontrib>GIORCELLI,SILVANO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GIANDONATO,GIUSEPPE</au><au>MARTINENGO,GIORGIO</au><au>CEDOLIN,RICCARDO</au><au>SOFI,GIORGIO</au><au>CHIAROTTINO,WOLMER</au><au>VILLONE,SERGIO</au><au>GIORCELLI,SILVANO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST</title><date>1979-09-06</date><risdate>1979</risdate><abstract>A signal-processing system, e.g. for a telephone exchange, comprises n modular processing units each including a pair of identical microprocessors operating in parallel on binary signals arriving over an internal bus, only one microprocessor of each pair being enabled to transmit outgoing messages to that bus while the other operates as a dummy. The two microprocessors are interlinked by a correlating connection enabling verification of their correct operation in response to microinstructions read out from respective microprogram memories thereof under the control of a common clock. A momentary divergence, resulting from a relative lag in the response of one microprocessor to an asynchronously arriving signal bit, results in a delay of the microprogram by one clock cycle to permit resynchronization; longer-lasting disparities lead to a deactivation of the microprocessor pair and to the emission of an alarm signal. Processing information individual to the associated peripheral unit is stored in an internal memory connected to the bus; general information utilizable by any processing unit is stored in several outside memory banks accessible through external extensions of the internal bus of any such unit. The processing units may be hierarchically organized in several tiers of different ranks.</abstract><edition>2</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language ger
recordid cdi_epo_espacenet_DE2908316A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
SELECTING
title MULTIKONFIGURIERBARES MODULARES VERARBEITUNGSSYSTEM, DAS MIT EINEM VORVERARBEITUNGSSYSTEM INTEGRIERT IST
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T06%3A00%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GIANDONATO,GIUSEPPE&rft.date=1979-09-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE2908316A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true