Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur
The structure (1) has a solid electrolyte layer (3) partially covered with an electrode layer (2). The solid electrolyte layer is located on another electrode layer (4). The layer (4) is located on a substrate (6) e.g. semiconductor wafer. A layer area (7) is arranged at a boundary surface area of t...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SYMANCZYK, RALF |
description | The structure (1) has a solid electrolyte layer (3) partially covered with an electrode layer (2). The solid electrolyte layer is located on another electrode layer (4). The layer (4) is located on a substrate (6) e.g. semiconductor wafer. A layer area (7) is arranged at a boundary surface area of the solid electrolyte layer and the electrode layer. The layer area exhibits an oxygen concentration higher than that of solid electrolyte layer and the electrode layer. Independent claims are also included for the following: (1) a method for manufacturing an electrical structure (2) a method for manufacturing a memory. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_DE102006011461B4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>DE102006011461B4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_DE102006011461B43</originalsourceid><addsrcrecordid>eNqNjTEOgkAUBWksjHqH31ia7CrhACqEHmNLCDzChmXZ_F0KiefyAl5MJEZbq1fMvMwyuMcarWflygaUeR5aPzB1yhOUAVMC59vngy0Ys9nr2wwyCzV9eITWoMFUdAXXRcMwNA4dpWDn38xQNen4Zcy3sw4WdaEdNp9dBdskvpzSHWyfw9mihIHPz7EUeyEiIWUYyWN4-Nd7AcB3S6Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur</title><source>esp@cenet</source><creator>SYMANCZYK, RALF</creator><creatorcontrib>SYMANCZYK, RALF</creatorcontrib><description>The structure (1) has a solid electrolyte layer (3) partially covered with an electrode layer (2). The solid electrolyte layer is located on another electrode layer (4). The layer (4) is located on a substrate (6) e.g. semiconductor wafer. A layer area (7) is arranged at a boundary surface area of the solid electrolyte layer and the electrode layer. The layer area exhibits an oxygen concentration higher than that of solid electrolyte layer and the electrode layer. Independent claims are also included for the following: (1) a method for manufacturing an electrical structure (2) a method for manufacturing a memory.</description><language>ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080828&DB=EPODOC&CC=DE&NR=102006011461B4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080828&DB=EPODOC&CC=DE&NR=102006011461B4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SYMANCZYK, RALF</creatorcontrib><title>Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur</title><description>The structure (1) has a solid electrolyte layer (3) partially covered with an electrode layer (2). The solid electrolyte layer is located on another electrode layer (4). The layer (4) is located on a substrate (6) e.g. semiconductor wafer. A layer area (7) is arranged at a boundary surface area of the solid electrolyte layer and the electrode layer. The layer area exhibits an oxygen concentration higher than that of solid electrolyte layer and the electrode layer. Independent claims are also included for the following: (1) a method for manufacturing an electrical structure (2) a method for manufacturing a memory.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjTEOgkAUBWksjHqH31ia7CrhACqEHmNLCDzChmXZ_F0KiefyAl5MJEZbq1fMvMwyuMcarWflygaUeR5aPzB1yhOUAVMC59vngy0Ys9nr2wwyCzV9eITWoMFUdAXXRcMwNA4dpWDn38xQNen4Zcy3sw4WdaEdNp9dBdskvpzSHWyfw9mihIHPz7EUeyEiIWUYyWN4-Nd7AcB3S6Y</recordid><startdate>20080828</startdate><enddate>20080828</enddate><creator>SYMANCZYK, RALF</creator><scope>EVB</scope></search><sort><creationdate>20080828</creationdate><title>Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur</title><author>SYMANCZYK, RALF</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_DE102006011461B43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>ger</language><creationdate>2008</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SYMANCZYK, RALF</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SYMANCZYK, RALF</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur</title><date>2008-08-28</date><risdate>2008</risdate><abstract>The structure (1) has a solid electrolyte layer (3) partially covered with an electrode layer (2). The solid electrolyte layer is located on another electrode layer (4). The layer (4) is located on a substrate (6) e.g. semiconductor wafer. A layer area (7) is arranged at a boundary surface area of the solid electrolyte layer and the electrode layer. The layer area exhibits an oxygen concentration higher than that of solid electrolyte layer and the electrode layer. Independent claims are also included for the following: (1) a method for manufacturing an electrical structure (2) a method for manufacturing a memory.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | ger |
recordid | cdi_epo_espacenet_DE102006011461B4 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Elektrische Struktur mit einer Festkörperelektrolyiner Speicherzelle und Verfahren zum Herstellen der elektrischen Struktur |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T07%3A23%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SYMANCZYK,%20RALF&rft.date=2008-08-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EDE102006011461B4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |