Chip constructional structure
A chip packaging structure mainly comprises a carrier, at least a chip, a plurality of welding wires and a protective, wherein the carrier is equipped with a top side, a floor and a passage communicating the top side and the floor, the chip is positioned on the carrier and pushes against one end of...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CHENGJIAO WU |
description | A chip packaging structure mainly comprises a carrier, at least a chip, a plurality of welding wires and a protective, wherein the carrier is equipped with a top side, a floor and a passage communicating the top side and the floor, the chip is positioned on the carrier and pushes against one end of the passage, one end of each welding wire is connected to the chip disposed at the end of the passage, and the other end of the welding wire is connected to the carrier disposed at the other end of the passage by an approximately horizontal method, and the protective pushes against one end of the passage, enabling the welding wire positioned at the other end of the passage to be covered by the protective, without being damaged by external forces. Further, the best height from the bottom of the protective to the carrier is 0.4 millimeters. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN2509714YY</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN2509714YY</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN2509714YY3</originalsourceid><addsrcrecordid>eNrjZJB1zsgsUEjOzysuKSpNLsnMz0vMUYCwS4tSeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvLOfkamBpbmhSWSkMRFKAMcwJMk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chip constructional structure</title><source>esp@cenet</source><creator>CHENGJIAO WU</creator><creatorcontrib>CHENGJIAO WU</creatorcontrib><description>A chip packaging structure mainly comprises a carrier, at least a chip, a plurality of welding wires and a protective, wherein the carrier is equipped with a top side, a floor and a passage communicating the top side and the floor, the chip is positioned on the carrier and pushes against one end of the passage, one end of each welding wire is connected to the chip disposed at the end of the passage, and the other end of the welding wire is connected to the carrier disposed at the other end of the passage by an approximately horizontal method, and the protective pushes against one end of the passage, enabling the welding wire positioned at the other end of the passage to be covered by the protective, without being damaged by external forces. Further, the best height from the bottom of the protective to the carrier is 0.4 millimeters.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020904&DB=EPODOC&CC=CN&NR=2509714Y$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020904&DB=EPODOC&CC=CN&NR=2509714Y$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHENGJIAO WU</creatorcontrib><title>Chip constructional structure</title><description>A chip packaging structure mainly comprises a carrier, at least a chip, a plurality of welding wires and a protective, wherein the carrier is equipped with a top side, a floor and a passage communicating the top side and the floor, the chip is positioned on the carrier and pushes against one end of the passage, one end of each welding wire is connected to the chip disposed at the end of the passage, and the other end of the welding wire is connected to the carrier disposed at the other end of the passage by an approximately horizontal method, and the protective pushes against one end of the passage, enabling the welding wire positioned at the other end of the passage to be covered by the protective, without being damaged by external forces. Further, the best height from the bottom of the protective to the carrier is 0.4 millimeters.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB1zsgsUEjOzysuKSpNLsnMz0vMUYCwS4tSeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvLOfkamBpbmhSWSkMRFKAMcwJMk</recordid><startdate>20020904</startdate><enddate>20020904</enddate><creator>CHENGJIAO WU</creator><scope>EVB</scope></search><sort><creationdate>20020904</creationdate><title>Chip constructional structure</title><author>CHENGJIAO WU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN2509714YY3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHENGJIAO WU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHENGJIAO WU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chip constructional structure</title><date>2002-09-04</date><risdate>2002</risdate><abstract>A chip packaging structure mainly comprises a carrier, at least a chip, a plurality of welding wires and a protective, wherein the carrier is equipped with a top side, a floor and a passage communicating the top side and the floor, the chip is positioned on the carrier and pushes against one end of the passage, one end of each welding wire is connected to the chip disposed at the end of the passage, and the other end of the welding wire is connected to the carrier disposed at the other end of the passage by an approximately horizontal method, and the protective pushes against one end of the passage, enabling the welding wire positioned at the other end of the passage to be covered by the protective, without being damaged by external forces. Further, the best height from the bottom of the protective to the carrier is 0.4 millimeters.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_CN2509714YY |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Chip constructional structure |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T18%3A51%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHENGJIAO%20WU&rft.date=2002-09-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN2509714YY%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |