Wafer box

The utility model discloses a wafer box, and belongs to the technical field of wafer packaging. Comprising a shell, the inner section of the shell is of a trapezoidal structure, the width of the top end of the shell is larger than that of the bottom end of the shell, the bottom end and the top end o...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	HONG QINGFU, FANG QIANG, HE QIAN, WANG WENBIN, ZUO ZHIGANG, LIU HONGWEI
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	HONG QINGFU FANG QIANG HE QIAN WANG WENBIN ZUO ZHIGANG LIU HONGWEI
description	The utility model discloses a wafer box, and belongs to the technical field of wafer packaging. Comprising a shell, the inner section of the shell is of a trapezoidal structure, the width of the top end of the shell is larger than that of the bottom end of the shell, the bottom end and the top end of the shell are each provided with an opening, a plurality of first clamping grooves are formed in the first side wall of the shell, a plurality of second clamping grooves are formed in the second side wall of the shell, and the first side wall and the second side wall are oppositely arranged; the first clamping grooves and the second clamping grooves are in one-to-one correspondence, the corresponding first clamping grooves and second clamping grooves are respectively used for clamping two opposite sides of the same wafer, and the width of the first clamping grooves and the width of the second clamping grooves are matched with the thickness of the wafer; the blocking frame is detachably arranged at the top end of
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN219106094UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN219106094UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN219106094UU3</originalsourceid><addsrcrecordid>eNrjZOAMT0xLLVJIyq_gYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxzn5GhpaGBmYGliahocZEKQIAwoIdIg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wafer box</title><source>esp@cenet</source><creator>HONG QINGFU ; FANG QIANG ; HE QIAN ; WANG WENBIN ; ZUO ZHIGANG ; LIU HONGWEI</creator><creatorcontrib>HONG QINGFU ; FANG QIANG ; HE QIAN ; WANG WENBIN ; ZUO ZHIGANG ; LIU HONGWEI</creatorcontrib><description>The utility model discloses a wafer box, and belongs to the technical field of wafer packaging. Comprising a shell, the inner section of the shell is of a trapezoidal structure, the width of the top end of the shell is larger than that of the bottom end of the shell, the bottom end and the top end of the shell are each provided with an opening, a plurality of first clamping grooves are formed in the first side wall of the shell, a plurality of second clamping grooves are formed in the second side wall of the shell, and the first side wall and the second side wall are oppositely arranged; the first clamping grooves and the second clamping grooves are in one-to-one correspondence, the corresponding first clamping grooves and second clamping grooves are respectively used for clamping two opposite sides of the same wafer, and the width of the first clamping grooves and the width of the second clamping grooves are matched with the thickness of the wafer; the blocking frame is detachably arranged at the top end of</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230530&DB=EPODOC&CC=CN&NR=219106094U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230530&DB=EPODOC&CC=CN&NR=219106094U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HONG QINGFU</creatorcontrib><creatorcontrib>FANG QIANG</creatorcontrib><creatorcontrib>HE QIAN</creatorcontrib><creatorcontrib>WANG WENBIN</creatorcontrib><creatorcontrib>ZUO ZHIGANG</creatorcontrib><creatorcontrib>LIU HONGWEI</creatorcontrib><title>Wafer box</title><description>The utility model discloses a wafer box, and belongs to the technical field of wafer packaging. Comprising a shell, the inner section of the shell is of a trapezoidal structure, the width of the top end of the shell is larger than that of the bottom end of the shell, the bottom end and the top end of the shell are each provided with an opening, a plurality of first clamping grooves are formed in the first side wall of the shell, a plurality of second clamping grooves are formed in the second side wall of the shell, and the first side wall and the second side wall are oppositely arranged; the first clamping grooves and the second clamping grooves are in one-to-one correspondence, the corresponding first clamping grooves and second clamping grooves are respectively used for clamping two opposite sides of the same wafer, and the width of the first clamping grooves and the width of the second clamping grooves are matched with the thickness of the wafer; the blocking frame is detachably arranged at the top end of</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAMT0xLLVJIyq_gYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxzn5GhpaGBmYGliahocZEKQIAwoIdIg</recordid><startdate>20230530</startdate><enddate>20230530</enddate><creator>HONG QINGFU</creator><creator>FANG QIANG</creator><creator>HE QIAN</creator><creator>WANG WENBIN</creator><creator>ZUO ZHIGANG</creator><creator>LIU HONGWEI</creator><scope>EVB</scope></search><sort><creationdate>20230530</creationdate><title>Wafer box</title><author>HONG QINGFU ; FANG QIANG ; HE QIAN ; WANG WENBIN ; ZUO ZHIGANG ; LIU HONGWEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN219106094UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HONG QINGFU</creatorcontrib><creatorcontrib>FANG QIANG</creatorcontrib><creatorcontrib>HE QIAN</creatorcontrib><creatorcontrib>WANG WENBIN</creatorcontrib><creatorcontrib>ZUO ZHIGANG</creatorcontrib><creatorcontrib>LIU HONGWEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HONG QINGFU</au><au>FANG QIANG</au><au>HE QIAN</au><au>WANG WENBIN</au><au>ZUO ZHIGANG</au><au>LIU HONGWEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wafer box</title><date>2023-05-30</date><risdate>2023</risdate><abstract>The utility model discloses a wafer box, and belongs to the technical field of wafer packaging. Comprising a shell, the inner section of the shell is of a trapezoidal structure, the width of the top end of the shell is larger than that of the bottom end of the shell, the bottom end and the top end of the shell are each provided with an opening, a plurality of first clamping grooves are formed in the first side wall of the shell, a plurality of second clamping grooves are formed in the second side wall of the shell, and the first side wall and the second side wall are oppositely arranged; the first clamping grooves and the second clamping grooves are in one-to-one correspondence, the corresponding first clamping grooves and second clamping grooves are respectively used for clamping two opposite sides of the same wafer, and the width of the first clamping grooves and the width of the second clamping grooves are matched with the thickness of the wafer; the blocking frame is detachably arranged at the top end of</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_CN219106094UU
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
title	Wafer box
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T22%3A05%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HONG%20QINGFU&rft.date=2023-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN219106094UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true