Three-order intercept point test circuit
The utility model relates to a three-order intercept test circuit in the technical field of radio frequency communication, which comprises a first signal source path, a second signal source path, a power synthesis circuit and a signal analysis path, and is characterized in that the first signal sour...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ZOU JINQIANG WU YONGGANG |
| description | The utility model relates to a three-order intercept test circuit in the technical field of radio frequency communication, which comprises a first signal source path, a second signal source path, a power synthesis circuit and a signal analysis path, and is characterized in that the first signal source path outputs a first path of signal with frequency f1 according to an input carrier signal; the second signal source path outputs a second path of signal with the frequency of f2 according to the input carrier signal; the first path of signal and the second path of signal are two paths of single-tone signals with the same amplitude and similar output frequencies, and the output frequencies f1 and f2 are within the working frequency range of the tested device; the power synthesis circuit is used for synthesizing the first path of signal and the second path of signal into one path of signal and sending the synthesized path of signal to the input end of the tested device through the output port; the signal analysis |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN217159719UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN217159719UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN217159719UU3</originalsourceid><addsrcrecordid>eNrjZNAIyShKTdXNL0pJLVLIzCtJLUpOLShRKMgHshVKUotLFJIzi5JLM0t4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8s5-RobmhqaW5oWVoqDFRigA8Milj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Three-order intercept point test circuit</title><source>esp@cenet</source><creator>ZOU JINQIANG ; WU YONGGANG</creator><creatorcontrib>ZOU JINQIANG ; WU YONGGANG</creatorcontrib><description>The utility model relates to a three-order intercept test circuit in the technical field of radio frequency communication, which comprises a first signal source path, a second signal source path, a power synthesis circuit and a signal analysis path, and is characterized in that the first signal source path outputs a first path of signal with frequency f1 according to an input carrier signal; the second signal source path outputs a second path of signal with the frequency of f2 according to the input carrier signal; the first path of signal and the second path of signal are two paths of single-tone signals with the same amplitude and similar output frequencies, and the output frequencies f1 and f2 are within the working frequency range of the tested device; the power synthesis circuit is used for synthesizing the first path of signal and the second path of signal into one path of signal and sending the synthesized path of signal to the input end of the tested device through the output port; the signal analysis</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220809&DB=EPODOC&CC=CN&NR=217159719U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220809&DB=EPODOC&CC=CN&NR=217159719U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZOU JINQIANG</creatorcontrib><creatorcontrib>WU YONGGANG</creatorcontrib><title>Three-order intercept point test circuit</title><description>The utility model relates to a three-order intercept test circuit in the technical field of radio frequency communication, which comprises a first signal source path, a second signal source path, a power synthesis circuit and a signal analysis path, and is characterized in that the first signal source path outputs a first path of signal with frequency f1 according to an input carrier signal; the second signal source path outputs a second path of signal with the frequency of f2 according to the input carrier signal; the first path of signal and the second path of signal are two paths of single-tone signals with the same amplitude and similar output frequencies, and the output frequencies f1 and f2 are within the working frequency range of the tested device; the power synthesis circuit is used for synthesizing the first path of signal and the second path of signal into one path of signal and sending the synthesized path of signal to the input end of the tested device through the output port; the signal analysis</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAIyShKTdXNL0pJLVLIzCtJLUpOLShRKMgHshVKUotLFJIzi5JLM0t4GFjTEnOKU3mhNDeDkptriLOHbmpBfnxqcUFicmpeakm8s5-RobmhqaW5oWVoqDFRigA8Milj</recordid><startdate>20220809</startdate><enddate>20220809</enddate><creator>ZOU JINQIANG</creator><creator>WU YONGGANG</creator><scope>EVB</scope></search><sort><creationdate>20220809</creationdate><title>Three-order intercept point test circuit</title><author>ZOU JINQIANG ; WU YONGGANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN217159719UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><toplevel>online_resources</toplevel><creatorcontrib>ZOU JINQIANG</creatorcontrib><creatorcontrib>WU YONGGANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZOU JINQIANG</au><au>WU YONGGANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Three-order intercept point test circuit</title><date>2022-08-09</date><risdate>2022</risdate><abstract>The utility model relates to a three-order intercept test circuit in the technical field of radio frequency communication, which comprises a first signal source path, a second signal source path, a power synthesis circuit and a signal analysis path, and is characterized in that the first signal source path outputs a first path of signal with frequency f1 according to an input carrier signal; the second signal source path outputs a second path of signal with the frequency of f2 according to the input carrier signal; the first path of signal and the second path of signal are two paths of single-tone signals with the same amplitude and similar output frequencies, and the output frequencies f1 and f2 are within the working frequency range of the tested device; the power synthesis circuit is used for synthesizing the first path of signal and the second path of signal into one path of signal and sending the synthesized path of signal to the input end of the tested device through the output port; the signal analysis</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN217159719UU |
| source | esp@cenet |
| subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION |
| title | Three-order intercept point test circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T03%3A42%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZOU%20JINQIANG&rft.date=2022-08-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN217159719UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |