Layout structure of shift register

Layout structure of shift register

A shift register layout structure comprises an input/output interface layout area; the trigger layout area is adjacent to the input/output interface layout area so as to receive a control signal from the input/output interface layout area and shape the control signal; a data selector territory regio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WU DI, LI ZEMIN, WANG SIQING, REN SILU, YUAN YUE, LI MENGYAO
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WU DI
LI ZEMIN
WANG SIQING
REN SILU
YUAN YUE
LI MENGYAO
description A shift register layout structure comprises an input/output interface layout area; the trigger layout area is adjacent to the input/output interface layout area so as to receive a control signal from the input/output interface layout area and shape the control signal; a data selector territory region adjacent to the trigger territory region and the input/output interface territory region to receive a shaped control signal; the reset function layout area and the clock function layout area are adjacent to the input/output interface layout area; and the register unit layout area is respectively adjacent to the input/output interface layout area, the data selector layout area, the zero clearing function layout area and the clock function layout area. According to the shift register, the control signal is shaped through the trigger layout area, the problem of disorder of a right shift function and a parallel data transmission function is solved, interference to the control signal is reduced through layout optimiza
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN216119561UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN216119561UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN216119561UU3</originalsourceid><addsrcrecordid>eNrjZFDySazMLy1RKC4pKk0uKS1KVchPUyjOyEwrUShKTc8sLkkt4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RoZmhoaWpmaGoaHGRCkCACRPJyQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Layout structure of shift register</title><source>esp@cenet</source><creator>WU DI ; LI ZEMIN ; WANG SIQING ; REN SILU ; YUAN YUE ; LI MENGYAO</creator><creatorcontrib>WU DI ; LI ZEMIN ; WANG SIQING ; REN SILU ; YUAN YUE ; LI MENGYAO</creatorcontrib><description>A shift register layout structure comprises an input/output interface layout area; the trigger layout area is adjacent to the input/output interface layout area so as to receive a control signal from the input/output interface layout area and shape the control signal; a data selector territory region adjacent to the trigger territory region and the input/output interface territory region to receive a shaped control signal; the reset function layout area and the clock function layout area are adjacent to the input/output interface layout area; and the register unit layout area is respectively adjacent to the input/output interface layout area, the data selector layout area, the zero clearing function layout area and the clock function layout area. According to the shift register, the control signal is shaped through the trigger layout area, the problem of disorder of a right shift function and a parallel data transmission function is solved, interference to the control signal is reduced through layout optimiza</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220322&amp;DB=EPODOC&amp;CC=CN&amp;NR=216119561U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220322&amp;DB=EPODOC&amp;CC=CN&amp;NR=216119561U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WU DI</creatorcontrib><creatorcontrib>LI ZEMIN</creatorcontrib><creatorcontrib>WANG SIQING</creatorcontrib><creatorcontrib>REN SILU</creatorcontrib><creatorcontrib>YUAN YUE</creatorcontrib><creatorcontrib>LI MENGYAO</creatorcontrib><title>Layout structure of shift register</title><description>A shift register layout structure comprises an input/output interface layout area; the trigger layout area is adjacent to the input/output interface layout area so as to receive a control signal from the input/output interface layout area and shape the control signal; a data selector territory region adjacent to the trigger territory region and the input/output interface territory region to receive a shaped control signal; the reset function layout area and the clock function layout area are adjacent to the input/output interface layout area; and the register unit layout area is respectively adjacent to the input/output interface layout area, the data selector layout area, the zero clearing function layout area and the clock function layout area. According to the shift register, the control signal is shaped through the trigger layout area, the problem of disorder of a right shift function and a parallel data transmission function is solved, interference to the control signal is reduced through layout optimiza</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDySazMLy1RKC4pKk0uKS1KVchPUyjOyEwrUShKTc8sLkkt4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-RoZmhoaWpmaGoaHGRCkCACRPJyQ</recordid><startdate>20220322</startdate><enddate>20220322</enddate><creator>WU DI</creator><creator>LI ZEMIN</creator><creator>WANG SIQING</creator><creator>REN SILU</creator><creator>YUAN YUE</creator><creator>LI MENGYAO</creator><scope>EVB</scope></search><sort><creationdate>20220322</creationdate><title>Layout structure of shift register</title><author>WU DI ; LI ZEMIN ; WANG SIQING ; REN SILU ; YUAN YUE ; LI MENGYAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN216119561UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WU DI</creatorcontrib><creatorcontrib>LI ZEMIN</creatorcontrib><creatorcontrib>WANG SIQING</creatorcontrib><creatorcontrib>REN SILU</creatorcontrib><creatorcontrib>YUAN YUE</creatorcontrib><creatorcontrib>LI MENGYAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WU DI</au><au>LI ZEMIN</au><au>WANG SIQING</au><au>REN SILU</au><au>YUAN YUE</au><au>LI MENGYAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Layout structure of shift register</title><date>2022-03-22</date><risdate>2022</risdate><abstract>A shift register layout structure comprises an input/output interface layout area; the trigger layout area is adjacent to the input/output interface layout area so as to receive a control signal from the input/output interface layout area and shape the control signal; a data selector territory region adjacent to the trigger territory region and the input/output interface territory region to receive a shaped control signal; the reset function layout area and the clock function layout area are adjacent to the input/output interface layout area; and the register unit layout area is respectively adjacent to the input/output interface layout area, the data selector layout area, the zero clearing function layout area and the clock function layout area. According to the shift register, the control signal is shaped through the trigger layout area, the problem of disorder of a right shift function and a parallel data transmission function is solved, interference to the control signal is reduced through layout optimiza</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN216119561UU
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title Layout structure of shift register
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T20%3A00%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WU%20DI&rft.date=2022-03-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN216119561UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true