NJFET device

An NJFET device relates to the semiconductor technology, comprises a P substrate, an isolation medium, an N epitaxial region, a P-type buried layer, a deep phosphorus injection region, a source region, a drain region, a channel region, a gate region and a silicon dioxide oxide layer, and is characte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SU GUIDONG, LIU WENJUN, CHEN ZHUJIANG, ZHANG YI, LIU HUAN, WANG QIANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SU GUIDONG
LIU WENJUN
CHEN ZHUJIANG
ZHANG YI
LIU HUAN
WANG QIANG
description An NJFET device relates to the semiconductor technology, comprises a P substrate, an isolation medium, an N epitaxial region, a P-type buried layer, a deep phosphorus injection region, a source region, a drain region, a channel region, a gate region and a silicon dioxide oxide layer, and is characterized by further comprising a P well, and the P-type buried layer, the deep phosphorus injection region, the source region, the drain region, the channel region and the gate region are embedded in the P well. According to the utility model, the conventional P substrate N epitaxial SOI complementarybipolar process can support the NJFET device, so that the process can simultaneously comprise two complementary JFET devices, namely a PJFET device and an NJFET device. NJFET器件,涉及半导体技术,本实用新型的NJFET器件包括P衬底、隔离介质、N外延区、P型埋层、深磷注入区、源区、漏区、沟道区、栅区、二氧化硅氧化层,其特征在于,还包括P阱,所述P型埋层、深磷注入区、源区、漏区、沟道区和栅区嵌入P阱。本实用新型可以使现有P衬底N外延SOI互补双极工艺支持NJFET器件,使得该工艺可以同时包含PJFET和NJFET器件两种互补的JFET器件。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN212085011UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN212085011UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN212085011UU3</originalsourceid><addsrcrecordid>eNrjZODx83JzDVFISS3LTE7lYWBNS8wpTuWF0twMSkBJZw_d1IL8-NTigsTk1LzUknhnPyNDIwMLUwNDw9BQY6IUAQAEsh22</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NJFET device</title><source>esp@cenet</source><creator>SU GUIDONG ; LIU WENJUN ; CHEN ZHUJIANG ; ZHANG YI ; LIU HUAN ; WANG QIANG</creator><creatorcontrib>SU GUIDONG ; LIU WENJUN ; CHEN ZHUJIANG ; ZHANG YI ; LIU HUAN ; WANG QIANG</creatorcontrib><description>An NJFET device relates to the semiconductor technology, comprises a P substrate, an isolation medium, an N epitaxial region, a P-type buried layer, a deep phosphorus injection region, a source region, a drain region, a channel region, a gate region and a silicon dioxide oxide layer, and is characterized by further comprising a P well, and the P-type buried layer, the deep phosphorus injection region, the source region, the drain region, the channel region and the gate region are embedded in the P well. According to the utility model, the conventional P substrate N epitaxial SOI complementarybipolar process can support the NJFET device, so that the process can simultaneously comprise two complementary JFET devices, namely a PJFET device and an NJFET device. NJFET器件,涉及半导体技术,本实用新型的NJFET器件包括P衬底、隔离介质、N外延区、P型埋层、深磷注入区、源区、漏区、沟道区、栅区、二氧化硅氧化层,其特征在于,还包括P阱,所述P型埋层、深磷注入区、源区、漏区、沟道区和栅区嵌入P阱。本实用新型可以使现有P衬底N外延SOI互补双极工艺支持NJFET器件,使得该工艺可以同时包含PJFET和NJFET器件两种互补的JFET器件。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201204&amp;DB=EPODOC&amp;CC=CN&amp;NR=212085011U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201204&amp;DB=EPODOC&amp;CC=CN&amp;NR=212085011U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SU GUIDONG</creatorcontrib><creatorcontrib>LIU WENJUN</creatorcontrib><creatorcontrib>CHEN ZHUJIANG</creatorcontrib><creatorcontrib>ZHANG YI</creatorcontrib><creatorcontrib>LIU HUAN</creatorcontrib><creatorcontrib>WANG QIANG</creatorcontrib><title>NJFET device</title><description>An NJFET device relates to the semiconductor technology, comprises a P substrate, an isolation medium, an N epitaxial region, a P-type buried layer, a deep phosphorus injection region, a source region, a drain region, a channel region, a gate region and a silicon dioxide oxide layer, and is characterized by further comprising a P well, and the P-type buried layer, the deep phosphorus injection region, the source region, the drain region, the channel region and the gate region are embedded in the P well. According to the utility model, the conventional P substrate N epitaxial SOI complementarybipolar process can support the NJFET device, so that the process can simultaneously comprise two complementary JFET devices, namely a PJFET device and an NJFET device. NJFET器件,涉及半导体技术,本实用新型的NJFET器件包括P衬底、隔离介质、N外延区、P型埋层、深磷注入区、源区、漏区、沟道区、栅区、二氧化硅氧化层,其特征在于,还包括P阱,所述P型埋层、深磷注入区、源区、漏区、沟道区和栅区嵌入P阱。本实用新型可以使现有P衬底N外延SOI互补双极工艺支持NJFET器件,使得该工艺可以同时包含PJFET和NJFET器件两种互补的JFET器件。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZODx83JzDVFISS3LTE7lYWBNS8wpTuWF0twMSkBJZw_d1IL8-NTigsTk1LzUknhnPyNDIwMLUwNDw9BQY6IUAQAEsh22</recordid><startdate>20201204</startdate><enddate>20201204</enddate><creator>SU GUIDONG</creator><creator>LIU WENJUN</creator><creator>CHEN ZHUJIANG</creator><creator>ZHANG YI</creator><creator>LIU HUAN</creator><creator>WANG QIANG</creator><scope>EVB</scope></search><sort><creationdate>20201204</creationdate><title>NJFET device</title><author>SU GUIDONG ; LIU WENJUN ; CHEN ZHUJIANG ; ZHANG YI ; LIU HUAN ; WANG QIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN212085011UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SU GUIDONG</creatorcontrib><creatorcontrib>LIU WENJUN</creatorcontrib><creatorcontrib>CHEN ZHUJIANG</creatorcontrib><creatorcontrib>ZHANG YI</creatorcontrib><creatorcontrib>LIU HUAN</creatorcontrib><creatorcontrib>WANG QIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SU GUIDONG</au><au>LIU WENJUN</au><au>CHEN ZHUJIANG</au><au>ZHANG YI</au><au>LIU HUAN</au><au>WANG QIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NJFET device</title><date>2020-12-04</date><risdate>2020</risdate><abstract>An NJFET device relates to the semiconductor technology, comprises a P substrate, an isolation medium, an N epitaxial region, a P-type buried layer, a deep phosphorus injection region, a source region, a drain region, a channel region, a gate region and a silicon dioxide oxide layer, and is characterized by further comprising a P well, and the P-type buried layer, the deep phosphorus injection region, the source region, the drain region, the channel region and the gate region are embedded in the P well. According to the utility model, the conventional P substrate N epitaxial SOI complementarybipolar process can support the NJFET device, so that the process can simultaneously comprise two complementary JFET devices, namely a PJFET device and an NJFET device. NJFET器件,涉及半导体技术,本实用新型的NJFET器件包括P衬底、隔离介质、N外延区、P型埋层、深磷注入区、源区、漏区、沟道区、栅区、二氧化硅氧化层,其特征在于,还包括P阱,所述P型埋层、深磷注入区、源区、漏区、沟道区和栅区嵌入P阱。本实用新型可以使现有P衬底N外延SOI互补双极工艺支持NJFET器件,使得该工艺可以同时包含PJFET和NJFET器件两种互补的JFET器件。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN212085011UU
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title NJFET device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T11%3A28%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SU%20GUIDONG&rft.date=2020-12-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN212085011UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true