ETS votes card based on FPGA framework
The utility model provides a ETS votes card based on FPGA framework, relates to steam turbine technical field, and what solve is that current system can't realize complicated vote logic and vote chronic technical problem. This vote card is including FPGA voting module, IOP processing module, fi...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WANG NAN TIAN GANG ZHAO BAOPING WANG HONGMIAO PAN QING WAN SHIXIN |
description | The utility model provides a ETS votes card based on FPGA framework, relates to steam turbine technical field, and what solve is that current system can't realize complicated vote logic and vote chronic technical problem. This vote card is including FPGA voting module, IOP processing module, first connecting piece, second connecting piece, each way digital signals input interface of first connecting piece, each way digital signals input port, each way data signal output port that each way digital signal output interface received FPGA voting module respectively, the LVDS that FPGA voting module 's LVDS transmitting port, each way LVDS receive port, each way serial communication port received the second connecting piece respectively sends interface, each way LVDS receive port, each way serial communication interface, be equipped with FPGA processing sub -module, CPU submodule piece among the IOP processing module. The utility model provides a vote card is applicable to the ETS system.
种基于FPGA架构的ETS表决卡,涉及汽轮机技术领域 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN206348782UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN206348782UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN206348782UU3</originalsourceid><addsrcrecordid>eNrjZFBzDQlWKMsvSS1WSE4sSlFISixOTVHIz1NwC3B3VEgrSsxNLc8vyuZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfHOfkYGZsYmFuYWRqGhxkQpAgA5vCcw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ETS votes card based on FPGA framework</title><source>esp@cenet</source><creator>WANG NAN ; TIAN GANG ; ZHAO BAOPING ; WANG HONGMIAO ; PAN QING ; WAN SHIXIN</creator><creatorcontrib>WANG NAN ; TIAN GANG ; ZHAO BAOPING ; WANG HONGMIAO ; PAN QING ; WAN SHIXIN</creatorcontrib><description>The utility model provides a ETS votes card based on FPGA framework, relates to steam turbine technical field, and what solve is that current system can't realize complicated vote logic and vote chronic technical problem. This vote card is including FPGA voting module, IOP processing module, first connecting piece, second connecting piece, each way digital signals input interface of first connecting piece, each way digital signals input port, each way data signal output port that each way digital signal output interface received FPGA voting module respectively, the LVDS that FPGA voting module 's LVDS transmitting port, each way LVDS receive port, each way serial communication port received the second connecting piece respectively sends interface, each way LVDS receive port, each way serial communication interface, be equipped with FPGA processing sub -module, CPU submodule piece among the IOP processing module. The utility model provides a vote card is applicable to the ETS system.
种基于FPGA架构的ETS表决卡,涉及汽轮机技术领域</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170721&DB=EPODOC&CC=CN&NR=206348782U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170721&DB=EPODOC&CC=CN&NR=206348782U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG NAN</creatorcontrib><creatorcontrib>TIAN GANG</creatorcontrib><creatorcontrib>ZHAO BAOPING</creatorcontrib><creatorcontrib>WANG HONGMIAO</creatorcontrib><creatorcontrib>PAN QING</creatorcontrib><creatorcontrib>WAN SHIXIN</creatorcontrib><title>ETS votes card based on FPGA framework</title><description>The utility model provides a ETS votes card based on FPGA framework, relates to steam turbine technical field, and what solve is that current system can't realize complicated vote logic and vote chronic technical problem. This vote card is including FPGA voting module, IOP processing module, first connecting piece, second connecting piece, each way digital signals input interface of first connecting piece, each way digital signals input port, each way data signal output port that each way digital signal output interface received FPGA voting module respectively, the LVDS that FPGA voting module 's LVDS transmitting port, each way LVDS receive port, each way serial communication port received the second connecting piece respectively sends interface, each way LVDS receive port, each way serial communication interface, be equipped with FPGA processing sub -module, CPU submodule piece among the IOP processing module. The utility model provides a vote card is applicable to the ETS system.
种基于FPGA架构的ETS表决卡,涉及汽轮机技术领域</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBzDQlWKMsvSS1WSE4sSlFISixOTVHIz1NwC3B3VEgrSsxNLc8vyuZhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfHOfkYGZsYmFuYWRqGhxkQpAgA5vCcw</recordid><startdate>20170721</startdate><enddate>20170721</enddate><creator>WANG NAN</creator><creator>TIAN GANG</creator><creator>ZHAO BAOPING</creator><creator>WANG HONGMIAO</creator><creator>PAN QING</creator><creator>WAN SHIXIN</creator><scope>EVB</scope></search><sort><creationdate>20170721</creationdate><title>ETS votes card based on FPGA framework</title><author>WANG NAN ; TIAN GANG ; ZHAO BAOPING ; WANG HONGMIAO ; PAN QING ; WAN SHIXIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN206348782UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG NAN</creatorcontrib><creatorcontrib>TIAN GANG</creatorcontrib><creatorcontrib>ZHAO BAOPING</creatorcontrib><creatorcontrib>WANG HONGMIAO</creatorcontrib><creatorcontrib>PAN QING</creatorcontrib><creatorcontrib>WAN SHIXIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG NAN</au><au>TIAN GANG</au><au>ZHAO BAOPING</au><au>WANG HONGMIAO</au><au>PAN QING</au><au>WAN SHIXIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ETS votes card based on FPGA framework</title><date>2017-07-21</date><risdate>2017</risdate><abstract>The utility model provides a ETS votes card based on FPGA framework, relates to steam turbine technical field, and what solve is that current system can't realize complicated vote logic and vote chronic technical problem. This vote card is including FPGA voting module, IOP processing module, first connecting piece, second connecting piece, each way digital signals input interface of first connecting piece, each way digital signals input port, each way data signal output port that each way digital signal output interface received FPGA voting module respectively, the LVDS that FPGA voting module 's LVDS transmitting port, each way LVDS receive port, each way serial communication port received the second connecting piece respectively sends interface, each way LVDS receive port, each way serial communication interface, be equipped with FPGA processing sub -module, CPU submodule piece among the IOP processing module. The utility model provides a vote card is applicable to the ETS system.
种基于FPGA架构的ETS表决卡,涉及汽轮机技术领域</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN206348782UU |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | ETS votes card based on FPGA framework |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T19%3A04%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20NAN&rft.date=2017-07-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN206348782UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |